{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T13:48:41Z","timestamp":1762177721408,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4502100"],"award-info":[{"award-number":["2023YFB4502100"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62202195","61821003","61832007"],"award-info":[{"award-number":["62202195","61821003","61832007"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Pre-Research Fundamental Project","award":["31511090201"],"award-info":[{"award-number":["31511090201"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3655968","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["STAGGER: Enabling All-in-One Subarray Sensing for Efficient Module-level Processing in Open-Bitline ReRAM"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7551-5610","authenticated-orcid":false,"given":"Chengning","family":"Wang","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4674-6006","authenticated-orcid":false,"given":"Dan","family":"Feng","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1265-7141","authenticated-orcid":false,"given":"Yuchong","family":"Hu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8834-4953","authenticated-orcid":false,"given":"Wei","family":"Tong","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2680-7422","authenticated-orcid":false,"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2049662.2049663","article-title":"2011. The University of Florida sparse matrix collection","volume":"38","author":"Davis T. A","year":"2011","unstructured":"T. A Davis et al. 2011. The University of Florida sparse matrix collection. ACM TOMS 38, 1 (2011), 1--25.","journal-title":"ACM TOMS"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/DAC56929.2023.10247881"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/ISCA.2018.00039"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/HPCA51647.2021.00069"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"2015. A 14 nm 1.1 Mb embedded DRAM macro with 1 ns access","volume":"51","author":"Fredeman G.","year":"2015","unstructured":"G. Fredeman et al. 2015. A 14 nm 1.1 Mb embedded DRAM macro with 1 ns access. IEEE JSSC 51, 1 (2015), 230--239.","journal-title":"IEEE JSSC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/MICRO.2016.7783730"},{"key":"e_1_3_2_1_7_1","first-page":"9","article-title":"2018. Memristor-based analog computation and neural network classification with a dot product engine","volume":"30","author":"Hu M.","year":"2018","unstructured":"M. Hu et al. 2018. Memristor-based analog computation and neural network classification with a dot product engine. Adv. Mater. 30, 9 (2018), 1705914.","journal-title":"Adv. Mater."},{"key":"e_1_3_2_1_8_1","volume-title":"JEDEC Standard: DDR5 SDRAM. JESD79-5A (Oct","author":"JEDEC Solid State Technology Association","year":"2021","unstructured":"JEDEC Solid State Technology Association. Oct. 2021. JEDEC Standard: DDR5 SDRAM. JESD79-5A (Oct. 2021), 1--490."},{"key":"e_1_3_2_1_9_1","first-page":"2","article-title":"2022. Read disturbance in cross-point phase-change memory arrays---Part II: array simulations considering external currents","volume":"70","author":"Kim D.","year":"2022","unstructured":"D. Kim et al. 2022. Read disturbance in cross-point phase-change memory arrays---Part II: array simulations considering external currents. IEEE T-ED 70, 2 (2022), 521--526.","journal-title":"IEEE T-ED"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/3316781.3317853"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. HPCA. 615--626","author":"Lee D.","year":"2013","unstructured":"D. Lee et al. 2013. Tiered-latency DRAM: A low latency and low cost DRAM architecture. In Proc. HPCA. 615--626."},{"key":"e_1_3_2_1_12_1","first-page":"9","article-title":"2022. A 40-nm mlc-RRAM compute-in-memory macro with sparsity control, on-chip write-verify, and temperature-independent ADC references","volume":"57","author":"Li W.","year":"2022","unstructured":"W. Li et al. 2022. A 40-nm mlc-RRAM compute-in-memory macro with sparsity control, on-chip write-verify, and temperature-independent ADC references. IEEE JSSC 57, 9 (2022), 2868--2877.","journal-title":"IEEE JSSC"},{"unstructured":"A. Redaelli et al. 2022. Semiconductor Memories and Systems. Woodhead Publish.","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/3007787.3001139"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/3581784.3607077"},{"key":"e_1_3_2_1_16_1","first-page":"2","article-title":"A Van der Vorst. 1992. Bi-CGSTAB: A fast and smoothly converging variant of Bi-CG for the solution of nonsymmetric linear systems","volume":"13","author":"H","year":"1992","unstructured":"H. A Van der Vorst. 1992. Bi-CGSTAB: A fast and smoothly converging variant of Bi-CG for the solution of nonsymmetric linear systems. SIAM J. Scientific & Statistical Comput. 13, 2 (1992), 631--644.","journal-title":"SIAM J. Scientific & Statistical Comput."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/MICRO.2010.42"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/DAC56929.2023.10247700"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/HPCA47549.2020.00033"},{"volume-title":"Semiconductor Memory Devices and Circuits","author":"Yu S.","unstructured":"S. Yu. 2022. Semiconductor Memory Devices and Circuits. CRC Press.","key":"e_1_3_2_1_20_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/MCAS.2021.3092533"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/IEDM.2014.7046994"},{"key":"e_1_3_2_1_23_1","first-page":"13","article-title":"2017. The anisotropic size effect of the electrical resistivity of metal thin films","volume":"122","author":"Zheng P.","year":"2017","unstructured":"P. Zheng et al. 2017. The anisotropic size effect of the electrical resistivity of metal thin films: Tungsten. J. Appl. Phys. 122, 13 (2017).","journal-title":"Tungsten. J. Appl. Phys."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '24","name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655968","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3655968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655968"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":23,"alternative-id":["10.1145\/3649329.3655968","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3655968","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}