{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:32:03Z","timestamp":1775745123770,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3655990","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Energy Efficient Dual Designs of FeFET-Based Analog In-Memory Computing with Inherent Shift-Add Capability"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3910-5921","authenticated-orcid":false,"given":"Zeyu","family":"Yang","sequence":"first","affiliation":[{"name":"Zhejiang University, Hangzhou, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3196-4203","authenticated-orcid":false,"given":"Qingrong","family":"Huang","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0885-2748","authenticated-orcid":false,"given":"Yu","family":"Qian","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3628-3431","authenticated-orcid":false,"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"University of Notre Dame, South Bend, IN, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4672-8676","authenticated-orcid":false,"given":"Thomas","family":"Kampfe","sequence":"additional","affiliation":[{"name":"Fraunhofer IPMS, Dresden, Sachsen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4656-9545","authenticated-orcid":false,"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, Zhejiang, China"},{"name":"Key Laboratory of Collaborative Sensing and Autonomous Unmanned Systems of Zhejiang Province, Hangzhou, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549360"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"e_1_3_2_1_4_1","first-page":"277","article-title":"Swim: Selective write-verify for computing-in-memory neural accelerators","author":"Yan Z.","year":"2022","unstructured":"Z. Yan et al., \"Swim: Selective write-verify for computing-in-memory neural accelerators,\" in ACM\/IEEE DAC, pp. 277--282, 2022.","journal-title":"ACM\/IEEE DAC"},{"key":"e_1_3_2_1_5_1","first-page":"488","volume-title":"Conv-ram: An energy-efficient sram with embedded convolution computation for low-power cnn-based machine learning applications,\" in 2018 IEEE ISSCC","author":"Biswas A.","year":"2018","unstructured":"A. Biswas et al., \"Conv-ram: An energy-efficient sram with embedded convolution computation for low-power cnn-based machine learning applications,\" in 2018 IEEE ISSCC, pp. 488--490, 2018."},{"key":"e_1_3_2_1_6_1","first-page":"396","volume-title":"24.5 a twin-8t sram computation-in-memory macro for multiple-bit cnn-based machine learning,\" in 2019 IEEE ISSCC","author":"Si X.","year":"2019","unstructured":"X. Si et al., \"24.5 a twin-8t sram computation-in-memory macro for multiple-bit cnn-based machine learning,\" in 2019 IEEE ISSCC, pp. 396--398, 2019."},{"key":"e_1_3_2_1_7_1","first-page":"242","volume-title":"15.3 a 351tops\/w and 372.4 gops compute-in-memory sram macro in 7nm finfet cmos for machine-learning applications,\" in 2020 IEEE ISSCC","author":"Dong Q.","year":"2020","unstructured":"Q. Dong et al., \"15.3 a 351tops\/w and 372.4 gops compute-in-memory sram macro in 7nm finfet cmos for machine-learning applications,\" in 2020 IEEE ISSCC, pp. 242--244, 2020."},{"key":"e_1_3_2_1_8_1","first-page":"246","volume-title":"15.5 a 28nm 64kb 6t sram computing-in-memory macro with 8b mac operation for ai edge chips,\" in 2020 IEEE ISSCC","author":"Si X.","year":"2020","unstructured":"X. Si et al., \"15.5 a 28nm 64kb 6t sram computing-in-memory macro with 8b mac operation for ai edge chips,\" in 2020 IEEE ISSCC, pp. 246--248, 2020."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"J. Yue et al. \"14.3 a 65nm computing-in-memory-based cnn processor with 2.9-to-35.8 tops\/w system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse \" in 2020 IEEE ISSCC pp. 234--236 2020.","DOI":"10.1109\/ISSCC19947.2020.9062958"},{"key":"e_1_3_2_1_10_1","first-page":"250","volume-title":"16.3 a 28nm 384kb 6t-sram computation-in-memory macro with 8b precision for ai edge chips,\" in 2021 IEEE ISSCC","author":"Su J.-W.","year":"2021","unstructured":"J.-W. Su et al., \"16.3 a 28nm 384kb 6t-sram computation-in-memory macro with 8b precision for ai edge chips,\" in 2021 IEEE ISSCC, vol. 64, pp. 250--252, 2021."},{"key":"e_1_3_2_1_11_1","volume-title":"Design of ultra-compact content addressable memory exploiting 1t-1mtj cell,\" IEEE TCAD","author":"Zhuo C.","year":"2022","unstructured":"C. Zhuo et al., \"Design of ultra-compact content addressable memory exploiting 1t-1mtj cell,\" IEEE TCAD, 2022."},{"key":"e_1_3_2_1_12_1","volume-title":"Fefet based in-memory hyperdimensional encoding design,\" IEEE TCAD","author":"Huang Q.","year":"2023","unstructured":"Q. Huang et al., \"Fefet based in-memory hyperdimensional encoding design,\" IEEE TCAD, 2023."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"e_1_3_2_1_14_1","first-page":"245","volume-title":"16.1 a 22nm 4mb 8b-precision reram computing-in-memory macro with 11.91 to 195.7 tops\/w for tiny ai edge devices,\" in 2021 IEEE ISSCC","author":"Xue C.-X.","year":"2021","unstructured":"C.-X. Xue et al., \"16.1 a 22nm 4mb 8b-precision reram computing-in-memory macro with 11.91 to 195.7 tops\/w for tiny ai edge devices,\" in 2021 IEEE ISSCC, pp. 245--247, 2021."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00676-9"},{"issue":"1","key":"e_1_3_2_1_16_1","first-page":"303","article-title":"8-b precision 8-mb reram compute-in-memory macro using direct-current-free time-domain readout scheme for ai edge devices","volume":"58","author":"Hung J.-M.","year":"2022","unstructured":"J.-M. Hung et al., \"8-b precision 8-mb reram compute-in-memory macro using direct-current-free time-domain readout scheme for ai edge devices,\" IEEE JSSC, vol. 58, no. 1, pp. 303--315, 2022.","journal-title":"IEEE JSSC"},{"key":"e_1_3_2_1_17_1","first-page":"29","volume-title":"Ultra-low power flexible precision fefet based analog in-memory computing,\" in 2020 IEEE IEDM","author":"Soliman T.","year":"2020","unstructured":"T. Soliman et al., \"Ultra-low power flexible precision fefet based analog in-memory computing,\" in 2020 IEEE IEDM, pp. 29--2, 2020."},{"issue":"4","key":"e_1_3_2_1_18_1","first-page":"1099","article-title":"Ferroelectric ternary content addressable memories for energy-efficient associative search","volume":"42","author":"Yin X.","year":"2022","unstructured":"X. Yin et al., \"Ferroelectric ternary content addressable memories for energy-efficient associative search,\" IEEE TCAD, vol. 42, no. 4, pp. 1099--1112, 2022.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_19_1","first-page":"1","volume-title":"Analog in-memory computing in fefet-based 1t1r array for edge ai applications,\" in 2021 IEEE Symposium on VLSI Technology","author":"Saito D.","year":"2021","unstructured":"D. Saito et al., \"Analog in-memory computing in fefet-based 1t1r array for edge ai applications,\" in 2021 IEEE Symposium on VLSI Technology, pp. 1--2, 2021."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3063336"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-46640-x"},{"key":"e_1_3_2_1_22_1","article-title":"A reconfigurable fefet content addressable memory for multi-state hamming distance","author":"Liu L.","year":"2023","unstructured":"L. Liu et al., \"A reconfigurable fefet content addressable memory for multi-state hamming distance,\" IEEE Transactions on Circuits and Systems I: Regular Papers, 2023.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_1_23_1","article-title":"On the challenges and design mitigations of single transistor ferroelectric content addressable memory","author":"Xu H.","year":"2023","unstructured":"H. Xu et al., \"On the challenges and design mitigations of single transistor ferroelectric content addressable memory,\" IEEE Electron Device Letters, 2023.","journal-title":"IEEE Electron Device Letters"},{"key":"e_1_3_2_1_24_1","first-page":"29","volume-title":"A scalable design of multi-bit ferroelectric content addressable memory for data-centric computing,\" in 2020 IEEE IEDM","author":"Li C.","year":"2020","unstructured":"C. Li et al., \"A scalable design of multi-bit ferroelectric content addressable memory for data-centric computing,\" in 2020 IEEE IEDM, pp. 29--3, 2020."},{"issue":"1","key":"e_1_3_2_1_25_1","first-page":"6348","article-title":"First demonstration of in-memory computing crossbar using multi-level cell fefet","volume":"14","author":"Soliman T.","year":"2023","unstructured":"T. Soliman et al., \"First demonstration of in-memory computing crossbar using multi-level cell fefet,\" Nature Electronics, vol. 14, no. 1, p. 6348, 2023.","journal-title":"Nature Electronics"},{"key":"e_1_3_2_1_26_1","first-page":"25","volume-title":"In-memory computing with associative memories: A cross-layer perspective,\" in 2021 IEEE IEDM","author":"Hu X. S.","year":"2021","unstructured":"X. S. Hu et al., \"In-memory computing with associative memories: A cross-layer perspective,\" in 2021 IEEE IEDM, pp. 25--2, 2021."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2994896"},{"key":"e_1_3_2_1_28_1","first-page":"1","volume-title":"See-mcam: Scalable multi-bit fefet content addressable memories for energy efficient associative search,\" in 2023 IEEE\/ACM ICCAD","author":"Shou S.","year":"2023","unstructured":"S. Shou et al., \"See-mcam: Scalable multi-bit fefet content addressable memories for energy efficient associative search,\" in 2023 IEEE\/ACM ICCAD, pp. 1--9, 2023."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202200428"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3050715"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202100258"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3118645"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.3389\/felec.2022.833260"},{"key":"e_1_3_2_1_34_1","first-page":"131","volume-title":"A circuit compatible accurate compact model for ferroelectric-fets,\" in 2018 IEEE symposium on VLSI technology","author":"Ni K.","year":"2018","unstructured":"K. Ni et al., \"A circuit compatible accurate compact model for ferroelectric-fets,\" in 2018 IEEE symposium on VLSI technology, pp. 131--132, 2018."},{"issue":"2","key":"e_1_3_2_1_35_1","first-page":"103","article-title":"Design and analysis of an ultra-dense, low-leakage, and fast fefet-based random access memory array","volume":"5","author":"Reis D.","year":"2019","unstructured":"D. Reis et al., \"Design and analysis of an ultra-dense, low-leakage, and fast fefet-based random access memory array,\" IEEE JxCDC, vol. 5, no. 2, pp. 103--112, 2019.","journal-title":"IEEE JxCDC"},{"key":"e_1_3_2_1_36_1","first-page":"32","volume-title":"Dnn+ neurosim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,\" in 2019 IEEE IEDM","author":"Peng X.","year":"2019","unstructured":"X. Peng et al., \"Dnn+ neurosim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,\" in 2019 IEEE IEDM, pp. 32--5, 2019."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655990","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3655990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655990"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":36,"alternative-id":["10.1145\/3649329.3655990","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3655990","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}