{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T10:09:04Z","timestamp":1766138944837,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3656228","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Reducing DRAM Latency via In-situ Temperature- and Process-Variation-Aware Timing Detection and Adaption"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0736-5697","authenticated-orcid":false,"given":"Yuxuan","family":"Qin","sequence":"first","affiliation":[{"name":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9954-9025","authenticated-orcid":false,"given":"Chuxiong","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5681-0010","authenticated-orcid":false,"given":"Mingche","family":"Lai","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2919-123X","authenticated-orcid":false,"given":"Zhang","family":"Luo","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3866-9060","authenticated-orcid":false,"given":"Shi","family":"Xu","sequence":"additional","affiliation":[{"name":"Artificial Intelligence Research Center, National Innovation Institute of Defense Technology, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7753-644X","authenticated-orcid":false,"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"volume-title":"K4D263238M 128M DDR SDRAM","year":"2001","key":"e_1_3_2_1_1_1","unstructured":"Samsung. K4D263238M 128M DDR SDRAM. 2001."},{"key":"e_1_3_2_1_2_1","volume-title":"JESD79-5.","author":"JEDEC.","year":"2020","unstructured":"JEDEC. DDR5 SDRAM standard, JESD79-5. 2020."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"e_1_3_2_1_4_1","volume-title":"Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case,\" In HPCA","author":"Lee D.","year":"2015","unstructured":"D. Lee et al., \"Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case,\" In HPCA, 2015."},{"key":"e_1_3_2_1_5_1","volume-title":"CDAR-DRAM: An In-situ Charge Detection and Adaptive Data Restoration DRAM Architecture for Performance and Energy Efficiency Improvement,\" In DAC","author":"Lin C.","year":"2021","unstructured":"C. Lin et al., \"CDAR-DRAM: An In-situ Charge Detection and Adaptive Data Restoration DRAM Architecture for Performance and Energy Efficiency Improvement,\" In DAC, 2021."},{"key":"e_1_3_2_1_6_1","volume-title":"CDAR-DRAM: Enabling Runtime DRAM Performance and Energy Optimization via In-situ Charge Detection and Adaptive Data Restoration,\" TCAD","author":"Qin Y.","year":"2023","unstructured":"Y. Qin et al., \"CDAR-DRAM: Enabling Runtime DRAM Performance and Energy Optimization via In-situ Charge Detection and Adaptive Data Restoration,\" TCAD, 2023."},{"key":"e_1_3_2_1_7_1","volume-title":"Mosaic: Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in On-Chip eDRAM Modules,\" In HPCA","author":"Agrawal A.","year":"2014","unstructured":"A. Agrawal et al., \"Mosaic: Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in On-Chip eDRAM Modules,\" In HPCA, 2014."},{"key":"e_1_3_2_1_8_1","volume-title":"Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization,\" In DATE","author":"Chandrasekar K.","year":"2014","unstructured":"K. Chandrasekar et al., \"Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization,\" In DATE, 2014."},{"key":"e_1_3_2_1_9_1","volume-title":"Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines,\" In ICCD","author":"Kim J. S.","year":"2018","unstructured":"J. S. Kim et al., \"Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines,\" In ICCD, 2018."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_11_1","volume-title":"AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems,\" In DSN","author":"Qureshi M. K.","year":"2015","unstructured":"M. K. Qureshi et al., \"AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems,\" In DSN, 2015."},{"key":"e_1_3_2_1_12_1","volume-title":"The Reach Profiler (REAPER) Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions,\" In ISCA","author":"Patel M.","year":"2017","unstructured":"M. Patel et al., \"The Reach Profiler (REAPER) Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions,\" In ISCA, 2017."},{"key":"e_1_3_2_1_13_1","volume-title":"Distributed Overdriven Sensing, and Stacked-Flash Fuse,\" JSSC","author":"Takahashi T.","year":"2001","unstructured":"T. Takahashi et al., \"A Multigigabit DRAM Technology with 6F\/sup 2\/ Open-Bitline Cell, Distributed Overdriven Sensing, and Stacked-Flash Fuse,\" JSSC, 2001."},{"key":"e_1_3_2_1_14_1","volume-title":"Shih et al., \"DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool,\" TCAD","author":"H.","year":"2014","unstructured":"H. -C. Shih et al., \"DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool,\" TCAD, 2014."},{"key":"e_1_3_2_1_15_1","volume-title":"JESD79-4B.","author":"JEDEC.","year":"2012","unstructured":"JEDEC. DDR4 SDRAM standard, JESD79-4B. 2012."},{"key":"e_1_3_2_1_16_1","unstructured":"PTM Predictive Technology Model http:\/\/ptm.asu.edu."},{"volume-title":"DRAM Power Model","year":"2010","key":"e_1_3_2_1_17_1","unstructured":"Rambus. DRAM Power Model (2010). http:\/\/www.rambus.com\/energy, 2010."},{"key":"e_1_3_2_1_18_1","unstructured":"ITRS \"ITRS Reports \" http:\/\/www.itrs2.net\/itrs-reports.html."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"key":"e_1_3_2_1_20_1","volume":"201","author":"Kim Y.","unstructured":"Y. Kim et al., \"Ramulator: A Fast and Extensible DRAM Simulator,\" In IEEE Computer Architecture Letters, 2016.","journal-title":"\"Ramulator: A Fast and Extensible DRAM Simulator,\" In IEEE Computer Architecture Letters"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3309697.3331482"},{"key":"e_1_3_2_1_23_1","volume-title":"Memory Scheduling Championship (MSC)","author":"Chatterjee N.","year":"2012","unstructured":"N. Chatterjee et al., \"Memory Scheduling Championship (MSC),\" 2012."},{"key":"e_1_3_2_1_24_1","volume-title":"Symbiotic Job Scheduling for a Simultaneous Multithreading Processor,\" in ASPLOS-IX","author":"Snavely A.","year":"2000","unstructured":"A. Snavely and D. M. Tullsen, \"Symbiotic Job Scheduling for a Simultaneous Multithreading Processor,\" in ASPLOS-IX, 2000."},{"key":"e_1_3_2_1_25_1","volume-title":"DRAMPower: Open-source DRAM Power & Energy Estimation Tool,\" http:\/\/www.es.ele.tue.nl\/drampower\/","author":"Chandrasekar K.","year":"2012","unstructured":"K. Chandrasekar et al., \"DRAMPower: Open-source DRAM Power & Energy Estimation Tool,\" http:\/\/www.es.ele.tue.nl\/drampower\/, 2012."},{"key":"e_1_3_2_1_26_1","volume":"201","author":"Weis C.","unstructured":"C. Weis et al., \"DRAMSpec: A High-Level DRAM Timing, Power and Area Exploration Tool,\" Int J Parallel Prog, 2017.","journal-title":"\"DRAMSpec: A High-Level DRAM Timing, Power and Area Exploration Tool,\" Int J Parallel Prog"},{"key":"e_1_3_2_1_28_1","volume-title":"ChargeCache: Reducing DRAM Latency by Exploiting Row Access locality,\" In HPCA","author":"Hassan H.","year":"2016","unstructured":"H. Hassan et al., \"ChargeCache: Reducing DRAM Latency by Exploiting Row Access locality,\" In HPCA, 2016."},{"key":"e_1_3_2_1_29_1","volume-title":"Restore Truncation for Performance Improvement in Future DRAM Systems,\" In HPCA","author":"Zhang X.","year":"2016","unstructured":"X. Zhang et al., \"Restore Truncation for Performance Improvement in Future DRAM Systems,\" In HPCA, 2016."},{"key":"e_1_3_2_1_30_1","volume-title":"Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration,\" In MICRO","author":"Wang Y.","year":"2018","unstructured":"Y. Wang et al., \"Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration,\" In MICRO, 2018."},{"key":"e_1_3_2_1_31_1","volume-title":"Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs,\" In MICRO","author":"Ghosh M.","year":"2007","unstructured":"M. Ghosh and H. -H. S. Lee, \"Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs,\" In MICRO, 2007."},{"key":"e_1_3_2_1_32_1","volume-title":"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" In HPCA","author":"Chang K. K.","year":"2016","unstructured":"K. K. Chang et al., \"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" In HPCA, 2016."},{"key":"e_1_3_2_1_33_1","volume-title":"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,\" in MICRO","author":"Wang Y.","year":"2020","unstructured":"Y. Wang et al., \"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,\" in MICRO, 2020."},{"key":"e_1_3_2_1_34_1","volume-title":"Energy Efficiency, and Reliability,\" in ISCA","author":"Hassan H.","year":"2019","unstructured":"H. Hassan et al., \"CROW: A Low-Cost Substrate for Improving Dram Performance, Energy Efficiency, and Reliability,\" in ISCA, 2019."},{"key":"e_1_3_2_1_35_1","volume-title":"CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off,\" In ISCA","author":"Luo H.","year":"2020","unstructured":"H. Luo et al., \"CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off,\" In ISCA, 2020."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656228","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3656228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656228"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":34,"alternative-id":["10.1145\/3649329.3656228","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3656228","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}