{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:01:21Z","timestamp":1773414081379,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation of China","award":["Grant No. 62141404"],"award-info":[{"award-number":["Grant No. 62141404"]}]},{"name":"National Science Foundation of China","award":["62125401"],"award-info":[{"award-number":["62125401"]}]},{"name":"Natural Science Foundation of Beijing, China","award":["Grant No. Z230002"],"award-info":[{"award-number":["Grant No. Z230002"]}]},{"name":"111 project","award":["B18001"],"award-info":[{"award-number":["B18001"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3656229","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-2763-545X","authenticated-orcid":false,"given":"Haoyi","family":"Zhang","sequence":"first","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6296-1905","authenticated-orcid":false,"given":"Jiahao","family":"Song","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6201-6110","authenticated-orcid":false,"given":"Xiaohan","family":"Gao","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2181-9042","authenticated-orcid":false,"given":"Xiyuan","family":"Tang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7514-0767","authenticated-orcid":false,"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8146-4821","authenticated-orcid":false,"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3241385"},{"key":"e_1_3_2_1_4_1","first-page":"1487","article-title":"A Fully Bit-Flexible Computation in Memory Macro Using MultiFunctional Computing Bit Cell and Embedded Input Sparsity Sensing","volume":"58","author":"Yao C.-Y.","year":"2023","unstructured":"C.-Y. Yao et al., \"A Fully Bit-Flexible Computation in Memory Macro Using MultiFunctional Computing Bit Cell and Embedded Input Sparsity Sensing,\" JSSC, vol. 58, pp. 1487--1495, 2023.","journal-title":"JSSC"},{"key":"e_1_3_2_1_5_1","first-page":"3466","article-title":"A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks","volume":"57","author":"Yu C.","year":"2022","unstructured":"C. Yu et al., \"A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks,\" JSSC, vol. 57, pp. 3466--3476, 2022.","journal-title":"JSSC"},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"An area-efficient 6t-sram based compute-in-memory architecture with reconfigurable sar adcs for energy-efficient deep neural networks in edge ml applications","author":"Biswas A.","year":"2022","unstructured":"A. Biswas et al., \"An area-efficient 6t-sram based compute-in-memory architecture with reconfigurable sar adcs for energy-efficient deep neural networks in edge ml applications,\" in CICC, 2022, pp. 1--2.","journal-title":"CICC"},{"key":"e_1_3_2_1_7_1","first-page":"188","article-title":"A 1.041-Mb\/mm 2 27.38-TOPS\/W Signed-INT8 Dynamic-Logic-Based ADC-less SRAM Compute-in-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI and Embedded Applications","author":"Yan B.","year":"2022","unstructured":"B. Yan et al., \"A 1.041-Mb\/mm 2 27.38-TOPS\/W Signed-INT8 Dynamic-Logic-Based ADC-less SRAM Compute-in-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI and Embedded Applications,\" in ISSCC. IEEE, 2022, pp. 188--190.","journal-title":"ISSCC. IEEE"},{"key":"e_1_3_2_1_8_1","volume-title":"15.3 A 351TOPS\/W and 372.4GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications,\" in ISSCC","author":"Dong Q.","year":"2020","unstructured":"Q. Dong et al., \"15.3 A 351TOPS\/W and 372.4GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications,\" in ISSCC. IEEE, 2020."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036209"},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"A 65 nm 1.4-6.7 TOPS\/W Adaptive-SNR Sparsity-Aware CIM Core with Load Balancing Support for DL workloads","author":"Ali M.","year":"2023","unstructured":"M. Ali et al., \"A 65 nm 1.4-6.7 TOPS\/W Adaptive-SNR Sparsity-Aware CIM Core with Load Balancing Support for DL workloads,\" in CICC. IEEE, 2023, pp. 1--2.","journal-title":"CICC. IEEE"},{"key":"e_1_3_2_1_11_1","first-page":"3067","article-title":"NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning","volume":"37","author":"Chen P.-Y.","year":"2018","unstructured":"P.-Y. Chen et al., \"NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning,\" TCAD, vol. 37, pp. 3067--3080, 2018.","journal-title":"TCAD"},{"key":"e_1_3_2_1_12_1","volume-title":"Analog or Digital In-memory Computing? Benchmarking through Quantitative Modeling,\" ICCAD","author":"Sun J.","year":"2023","unstructured":"J. Sun et al., \"Analog or Digital In-memory Computing? Benchmarking through Quantitative Modeling,\" ICCAD, 2023."},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"ACM","author":"Gonugondla S. K.","year":"2020","unstructured":"S. K. Gonugondla et al., \"Fundamental limits on the precision of in-memory architectures,\" in ICCAD. ACM, 2020, pp. 1--9."},{"key":"e_1_3_2_1_14_1","first-page":"3188","article-title":"Fundamental Limits on Energy-Delay-Accuracy of In-Memory Architectures in Inference Applications","volume":"41","author":"Gonugondla S. K.","year":"2022","unstructured":"S. K. Gonugondla et al., \"Fundamental Limits on Energy-Delay-Accuracy of In-Memory Architectures in Inference Applications,\" TCAD, vol. 41, pp. 3188--3201, 2022.","journal-title":"TCAD"},{"key":"e_1_3_2_1_15_1","first-page":"1","article-title":"MemGen: An Open-Source Framework for Autonomous Generation of Memory Macros","author":"Kamineni S.","year":"2021","unstructured":"S. Kamineni et al., \"MemGen: An Open-Source Framework for Autonomous Generation of Memory Macros,\" in CICC. IEEE, 2021, pp. 1--2.","journal-title":"CICC. IEEE"},{"key":"e_1_3_2_1_16_1","first-page":"1","article-title":"OpenSAR: An Open Source Automated End-to-end SAR ADC Compiler","author":"Liu M.","year":"2021","unstructured":"M. Liu et al., \"OpenSAR: An Open Source Automated End-to-end SAR ADC Compiler,\" in ICCAD. IEEE, 2021, pp. 1--9.","journal-title":"ICCAD. IEEE"},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"Autodcim: An automated digital cim compiler","author":"Chen J.","year":"2023","unstructured":"J. Chen et al., \"Autodcim: An automated digital cim compiler,\" in DAC, 2023, pp. 1--6.","journal-title":"DAC"},{"key":"e_1_3_2_1_18_1","first-page":"642","article-title":"A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array","volume":"53","author":"Kang M.","year":"2018","unstructured":"M. Kang et al., \"A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array,\" JSSC, vol. 53, pp. 642--655, 2018.","journal-title":"JSSC"},{"key":"e_1_3_2_1_19_1","first-page":"173","volume-title":"Xnor-sram: In-memory computing sram macro for binary\/ternary deep neural networks,\" in 2018 IEEE Symposium on VLSIT","author":"Jiang Z.","year":"2018","unstructured":"Z. Jiang et al., \"Xnor-sram: In-memory computing sram macro for binary\/ternary deep neural networks,\" in 2018 IEEE Symposium on VLSIT, 2018, pp. 173--174."},{"key":"e_1_3_2_1_20_1","first-page":"488","article-title":"Conv-ram: An energy-efficient sram with embedded convolution computation for low-power cnn-based machine learning applications","author":"Biswas A.","year":"2018","unstructured":"A. Biswas and A. P. Chandrakasan, \"Conv-ram: An energy-efficient sram with embedded convolution computation for low-power cnn-based machine learning applications,\" in ISSCC, 2018, pp. 488--490.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11831-021-09663-x"},{"key":"e_1_3_2_1_22_1","first-page":"84","article-title":"Pareto Multi Objective Optimization,\" in Intelligent Systems Application to Power Systems","author":"Ngatchou P.","year":"2005","unstructured":"P. Ngatchou et al., \"Pareto Multi Objective Optimization,\" in Intelligent Systems Application to Power Systems. IEEE, 2005, pp. 84--91.","journal-title":"IEEE"},{"key":"e_1_3_2_1_23_1","first-page":"1","article-title":"Invited: Align - open-source analog layout automation from the ground up","author":"Kunal K.","year":"2019","unstructured":"K. Kunal et al., \"Invited: Align - open-source analog layout automation from the ground up,\" DAC, pp. 1--4, 2019.","journal-title":"DAC"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3024153"},{"key":"e_1_3_2_1_25_1","first-page":"1","article-title":"Sageroute: Synergistic analog routing considering geometric and electrical constraints with manual design compatibility","author":"Zhang H.","year":"2023","unstructured":"H. Zhang et al., \"Sageroute: Synergistic analog routing considering geometric and electrical constraints with manual design compatibility,\" in DATE, 2023, pp. 1--6.","journal-title":"DATE"},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"Sageroute2.0: Hierarchical analog and mixed signal routing considering versatile routing scenarios","author":"Zhang H.","year":"2024","unstructured":"H. Zhang et al., \"Sageroute2.0: Hierarchical analog and mixed signal routing considering versatile routing scenarios,\" in DATE, 2024, pp. 1--6.","journal-title":"DATE"},{"key":"e_1_3_2_1_27_1","first-page":"2689","article-title":"Hierarchical Analog and Mixed-Signal Circuit Placement Considering System Signal Flow","volume":"42","author":"Zhu K.","year":"2023","unstructured":"K. Zhu et al., \"Hierarchical Analog and Mixed-Signal Circuit Placement Considering System Signal Flow,\" TCAD, vol. 42, pp. 2689--2702, 2023.","journal-title":"TCAD"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"e_1_3_2_1_29_1","first-page":"3","article-title":"Mixed-signal computing for deep neural network inference","volume":"29","author":"Murmann B.","year":"2021","unstructured":"B. Murmann, \"Mixed-signal computing for deep neural network inference,\" TVLSI, vol. 29, pp. 3--13, 2021.","journal-title":"TVLSI"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656229","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3656229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656229"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":29,"alternative-id":["10.1145\/3649329.3656229","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3656229","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}