{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:32:55Z","timestamp":1763724775828,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403103"],"award-info":[{"award-number":["2023YFB4403103"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3656253","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["FDCA: Fine-grained Digital-CIM based CNN Accelerator with Hybrid Quantization and Weight-Stationary Dataflow"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0894-1054","authenticated-orcid":false,"given":"Bo","family":"Liu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, Jiangsu, China"},{"name":"National Center of Technology Innovation for EDA, Nanjing, Jiangsu, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7047-7182","authenticated-orcid":false,"given":"Qingwen","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, NanJing, JiangSu, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1455-5749","authenticated-orcid":false,"given":"Yang","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, Jiangsu, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9890-3567","authenticated-orcid":false,"given":"Xingyu","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, Jiangsu, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1510-1341","authenticated-orcid":false,"given":"Zihan","family":"Zou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nangjing, Jiangsu, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9375-216X","authenticated-orcid":false,"given":"Xinxiang","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, Jiangsu, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4993-0087","authenticated-orcid":false,"given":"Xin","family":"Si","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, Jiangsu, China"},{"name":"National Center of Technology Innovation for EDA, Nanjing, Jiangsu, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9251-0574","authenticated-orcid":false,"given":"Hao","family":"Cai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, Jiangsu, China"},{"name":"National Center of Technology Innovation for EDA, Nanjing, Jiangsu, China"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"A 28nm 29.2TFLOPS\/W BF16 and 36.5TOPS\/W INT8 Reconfigurable Digital CIM Processor with Unified FP\/INT Pipeline and Bitwise In-Memory Booth Multiplication for Cloud Deep Learning Acceleration","volume":"56","author":"Tu F.","year":"2022","unstructured":"F. Tu et al., \"A 28nm 29.2TFLOPS\/W BF16 and 36.5TOPS\/W INT8 Reconfigurable Digital CIM Processor with Unified FP\/INT Pipeline and Bitwise In-Memory Booth Multiplication for Cloud Deep Learning Acceleration,\" in ISSCC, vol. 56, pp. 1--3, 2022.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_3_1","first-page":"260","volume-title":"16.7 A 40-310TOPS\/W SRAM-based all-digital up to 4b in-memory computing multi-tiled NN accelerator in FD-SOI 18nm for deep-learning edge applications,\"in ISSCC","author":"Desoli G.","year":"2023","unstructured":"G. Desoli et al., \"16.7 A 40-310TOPS\/W SRAM-based all-digital up to 4b in-memory computing multi-tiled NN accelerator in FD-SOI 18nm for deep-learning edge applications,\"in ISSCC, pp. 260--262, 2023."},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"COMB-MCM: Computing-on-memory-boundary NN processor with bipolar bitwise sparsity optimization for scalable multi-chiplet-module edge machine learning","volume":"65","author":"Zhu H.","year":"2022","unstructured":"H. Zhu et al., \"COMB-MCM: Computing-on-memory-boundary NN processor with bipolar bitwise sparsity optimization for scalable multi-chiplet-module edge machine learning,\" in ISSCC, vol. 65, pp. 1--3, 2022.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"A 12-nm 0.62-1.61 mW Ultra-Low Power Digital CIM-based Deep-Learning System for End-to-End Always-on Vision","author":"Chang E.-J.","year":"2023","unstructured":"E.-J. Chang et al., \"A 12-nm 0.62-1.61 mW Ultra-Low Power Digital CIM-based Deep-Learning System for End-to-End Always-on Vision,\" in VLSI, pp. 1--2, 2023.","journal-title":"VLSI"},{"key":"e_1_3_2_1_6_1","first-page":"128","article-title":"A 28nm 64-kb 31.6-TFLOPS\/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs","author":"Guo A.","year":"2023","unstructured":"A. Guo et al., \"A 28nm 64-kb 31.6-TFLOPS\/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs,\" in ISSCC, pp. 128--130, 2023.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_7_1","first-page":"1","article-title":"A 12nm 137 TOPS\/W Digital Compute-In-Memory using Foundry 8T SRAM Bitcell supporting 16 Kernel Weight Sets for AI Edge Applications","author":"Jedhe G.","year":"2023","unstructured":"G. Jedhe et al., \"A 12nm 137 TOPS\/W Digital Compute-In-Memory using Foundry 8T SRAM Bitcell supporting 16 Kernel Weight Sets for AI Edge Applications,\" in VLSI, pp. 1--2, 2023.","journal-title":"VLSI"},{"key":"e_1_3_2_1_8_1","first-page":"1","article-title":"A 48 TOPS and 20943 TOPS\/W 512kb Computation-in-SRAM Macro for Highly Reconfigurable Ternary CNN Acceleration","author":"Lin C.-S.","year":"2021","unstructured":"C.-S. Lin et al., \"A 48 TOPS and 20943 TOPS\/W 512kb Computation-in-SRAM Macro for Highly Reconfigurable Ternary CNN Acceleration,\" in ASSCC, pp. 1--3, 2021.","journal-title":"ASSCC"},{"key":"e_1_3_2_1_9_1","volume-title":"Integer quantization for deep learning inference: Principles and empirical evaluation,\" arXiv","author":"Wu H.","year":"2004","unstructured":"H. Wu et al., \"Integer quantization for deep learning inference: Principles and empirical evaluation,\" arXiv: 2004.09602, 2020."},{"key":"e_1_3_2_1_10_1","first-page":"293","article-title":"Hawq: Hessian aware quantization of neural networks with mixed-precision","author":"Dong Z.","year":"2019","unstructured":"Z. Dong et al., \"Hawq: Hessian aware quantization of neural networks with mixed-precision,\" in ICCV, pp. 293--302, 2019.","journal-title":"ICCV"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3164170"},{"key":"e_1_3_2_1_12_1","first-page":"134","article-title":"A 28nm Horizontal-Weight-Shift and Vertical-feature-Shift-Based Separate-WL 6T-SRAM Computation-in-Memory Unit-Macro for Edge Depthwise Neural-Networks","author":"Wang B.","year":"2023","unstructured":"B. Wang et al., \"A 28nm Horizontal-Weight-Shift and Vertical-feature-Shift-Based Separate-WL 6T-SRAM Computation-in-Memory Unit-Macro for Edge Depthwise Neural-Networks,\" in ISSCC, pp. 134--136, 2023.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_13_1","first-page":"409","article-title":"A 16nm 128kB high-density fully digital In Memory Compute macro with reverse SRAM pre-charge achieving 0.36 TOPs\/mm2, 256kB\/mm2 and 23.8TOPs\/W","author":"Jiang W.","year":"2023","unstructured":"W. Jiang et al.,\"A 16nm 128kB high-density fully digital In Memory Compute macro with reverse SRAM pre-charge achieving 0.36 TOPs\/mm2, 256kB\/mm2 and 23.8TOPs\/W,\" in ESSCIRC, pp. 409--412, 2023.","journal-title":"ESSCIRC"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"e_1_3_2_1_15_1","first-page":"1","article-title":"Evolutionary computing in approximate circuit design and optimization","author":"Sekanina L.","year":"2015","unstructured":"L. Sekanina et al., \"Evolutionary computing in approximate circuit design and optimization,\" in WAPCO 2015, pp.1-6, 2015.","journal-title":"WAPCO"},{"issue":"11","key":"e_1_3_2_1_16_1","first-page":"4217","article-title":"An efficient BCNN deployment method using quality-aware approximate computing","volume":"41","author":"Liu B.","year":"2022","unstructured":"B. Liu et al., \"An efficient BCNN deployment method using quality-aware approximate computing,\" in IEEE TCAD, vol. 41, no.11, pp. 4217--4228, 2022.","journal-title":"IEEE TCAD"},{"issue":"4","key":"e_1_3_2_1_17_1","first-page":"850","article-title":"Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications","volume":"57","author":"Mahdiani H. R.","year":"2009","unstructured":"H. R. Mahdiani et al., \"Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications,\" TCAS-I, col. 57, no. 4, pp. 850--862, 2009.","journal-title":"TCAS-I, col."},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training\" in DAC","author":"Jiang H.","year":"2020","unstructured":"H. Jiang et al., \"A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training\" in DAC, pp. 1--6, 2020."},{"key":"e_1_3_2_1_19_1","first-page":"238","article-title":"15.2 A 2.75-to-75.9 TOPS\/W computing-in-memory NN processor supporting set-associate block-wise zero skipping and ping-pong CIM with simultaneous computation and weight updating","volume":"64","author":"Yue J.","year":"2021","unstructured":"J. Yue et al., \"15.2 A 2.75-to-75.9 TOPS\/W computing-in-memory NN processor supporting set-associate block-wise zero skipping and ping-pong CIM with simultaneous computation and weight updating,\" in ISSCC, vol. 64, pp. 238--240, 2021.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_20_1","first-page":"1","article-title":"DIANA: An end-to-end energy-efficient digital and analog hybrid neural network SoC","volume":"65","author":"Ueyoshi K.","year":"2022","unstructured":"K. Ueyoshi et al., \"DIANA: An end-to-end energy-efficient digital and analog hybrid neural network SoC,\" in ISSCC, vol. 65, pp. 1--3, 2022.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_21_1","first-page":"739","article-title":"A charge-sharing based 8T SRAM in-memory computing for edge DNN acceleration","author":"Lee K.","year":"2021","unstructured":"K. Lee et al., \"A charge-sharing based 8T SRAM in-memory computing for edge DNN acceleration,\" in DAC, pp. 739--744, 2021.","journal-title":"DAC"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656253","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3656253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656253"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":21,"alternative-id":["10.1145\/3649329.3656253","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3656253","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}