{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T14:52:56Z","timestamp":1758120776493,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090021"],"award-info":[{"award-number":["62090021"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4500500"],"award-info":[{"award-number":["2022YFB4500500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3656257","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["PT-Map: Efficient Program Transformation Optimization for CGRA Mapping"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8665-1132","authenticated-orcid":false,"given":"Bizhao","family":"Shi","sequence":"first","affiliation":[{"name":"School of Computer Science, Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0684-7299","authenticated-orcid":false,"given":"Tuo","family":"Dai","sequence":"additional","affiliation":[{"name":"School of Computer Science, Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6599-6142","authenticated-orcid":false,"given":"Jiaxi","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0996-2260","authenticated-orcid":false,"given":"Xuechao","family":"Wei","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4932-3655","authenticated-orcid":false,"given":"Guojie","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Computer Science, Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"U. Bondhugula et al. 2008. A practical automatic polyhedral parallelizer and locality optimizer. In PLDI.","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196101"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"J. Ansel et al. 2014. OpenTuner: An Extensible Framework for Program Autotuning. In PACT.","DOI":"10.1145\/2628071.2628092"},{"key":"e_1_3_2_1_4_1","volume-title":"Pillars: An Integrated CGRA Design Framework. In WOSET.","author":"Guo Y.","year":"2020","unstructured":"Y. Guo et al. 2020. Pillars: An Integrated CGRA Design Framework. In WOSET."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"T. Gysi et al. 2019. A fast analytical model of fully associative caches. In PLDI.","DOI":"10.1145\/3314221.3314606"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"L. Huang et al. 2023. Optimizing Data Reuse for CGRA Mapping Using Polyhedral-based Loop Transformations. In DAC.","DOI":"10.1109\/DAC56929.2023.10248011"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"M. Karunaratne et al. 2017. HyCUBE: A CGRA with reconfigurable single-cycle multi-hop interconnect. In DAC.","DOI":"10.1145\/3061639.3062262"},{"key":"e_1_3_2_1_8_1","volume-title":"Adam: A method for stochastic optimization. In ICLR.","author":"Kingma D.","year":"2015","unstructured":"D. Kingma et al. 2015. Adam: A method for stochastic optimization. In ICLR."},{"key":"e_1_3_2_1_9_1","unstructured":"T. Kipf et al. 2017. Semi-supervised classification with graph convolutional networks. In ICLR."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"X. Kong et al. 2023. MapZero: Mapping for Coarse-grained Reconfigurable Architectures with Reinforcement Learning and Monte-Carlo Tree Search. In ISCA.","DOI":"10.1145\/3579371.3589081"},{"key":"e_1_3_2_1_11_1","volume-title":"LISA: Graph Neural Network based Portable Mapping on Spatial Accelerators. In HPCA.","author":"Li Z.","year":"2022","unstructured":"Z. Li et al. 2022. LISA: Graph Neural Network based Portable Mapping on Spatial Accelerators. In HPCA."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"D. Liu et al. 2013. Polyhedral model based mapping optimization of loop nests for CGRAs. In DAC.","DOI":"10.1145\/2463209.2488757"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"D. Liu et al. 2021. Polyhedral-based Pipelining of Imperfectly-Nested Loop for CGRAs. In ICCAD.","DOI":"10.1109\/ICCAD51958.2021.9643542"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"L. Liu et al. 2017. HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing. IEEE TCAS-II (2017).","DOI":"10.1109\/TCSII.2017.2728814"},{"key":"e_1_3_2_1_15_1","volume-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In FPL.","author":"Mei B.","year":"2003","unstructured":"B. Mei et al. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In FPL."},{"key":"e_1_3_2_1_16_1","unstructured":"P. Veli\u010dkovi\u0107 et al. 2018. Graph attention networks. In ICLR."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"S. Yin et al. 2015. Joint affine transformation and loop pipelining for mapping nested loop on CGRAs. In DATE.","DOI":"10.7873\/DATE.2015.0713"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656257","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3656257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656257"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":17,"alternative-id":["10.1145\/3649329.3656257","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3656257","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}