{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T19:59:15Z","timestamp":1782935955648,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-SC0024424"],"award-info":[{"award-number":["DE-SC0024424"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006133","name":"Advanced Research Projects Agency - Energy","doi-asserted-by":"publisher","award":["DE-AR0001210"],"award-info":[{"award-number":["DE-AR0001210"]}],"id":[{"id":"10.13039\/100006133","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1948457"],"award-info":[{"award-number":["CNS-1948457"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3656258","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Graph-Transformer-based Surrogate Model for Accelerated Converter Circuit Topology Design"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3496-6076","authenticated-orcid":false,"given":"Shaoze","family":"Fan","sequence":"first","affiliation":[{"name":"New Jersey Institute of Technology, Newark, NJ, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6057-1832","authenticated-orcid":false,"given":"Haoshu","family":"Lu","sequence":"additional","affiliation":[{"name":"New Jersey Institute of Technology, Newark, NJ, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5046-6579","authenticated-orcid":false,"given":"Shun","family":"Zhang","sequence":"additional","affiliation":[{"name":"MIT-IBM Watson AI Lab, Cambridge, MA, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5323-1051","authenticated-orcid":false,"given":"Ningyuan","family":"Cao","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0579-2268","authenticated-orcid":false,"given":"Xin","family":"Zhang","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6865-7290","authenticated-orcid":false,"given":"Jing","family":"Li","sequence":"additional","affiliation":[{"name":"New Jersey Institute of Technology, Newark, NJ, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3110807"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3194267"},{"key":"e_1_3_2_1_3_1","volume-title":"ACM\/IEEE Design Automation Conference (DAC). 1243--1248","author":"Chen H.","unstructured":"H. Chen, K. Zhu, M. Liu, X. Tang, N. Sun, and D. Pan. 2021. Universal symmetry constraint extraction for analog and mixed-signal circuits with graph neural networks. In ACM\/IEEE Design Automation Conference (DAC). 1243--1248."},{"key":"e_1_3_2_1_4_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 358--363","author":"Chen Z.","unstructured":"Z. Chen, G. Kolhe, S. Rafatirad, C. Lu, S. PD, H. Homayoun, and L. Zhao. 2020. Estimating the circuit de-obfuscation runtime based on graph deep learning. In Design, Automation & Test in Europe Conference & Exhibition (DATE). 358--363."},{"key":"e_1_3_2_1_5_1","volume-title":"IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1--9.","author":"Fan S.","unstructured":"S. Fan, N. Cao, S. Zhang, J. Li, X. Guo, and X. Zhang. 2021. From Specification to Topology: Automatic Power Converter Design via Reinforcement Learning. In IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1--9."},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8.","author":"Hakhamaneshi K.","unstructured":"K. Hakhamaneshi, N. Werblun, P. Abbeel, and V. Stojanovi\u0107. 2019. BagNet: Berkeley analog generator with layout optimizer boosted with deep neural networks. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8."},{"key":"e_1_3_2_1_7_1","volume-title":"IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, 1--8.","author":"He Z.","unstructured":"Z. He, Z. Wang, C. Bail, H. Yang, and B. Yu. 2021. Graph learning-based arithmetic block identification. In IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, 1--8."},{"key":"e_1_3_2_1_8_1","volume-title":"IEEE Applied Power Electronics Conference and Exposition (APEC). 1279--1283","author":"Jackson A.","unstructured":"A. Jackson, N. Ellis, and R. Pilawa-Podgurski. 2022. A Capacitively-Isolated Dual Extended LC-tank Hybrid Switched-Capacitor Converter. In IEEE Applied Power Electronics Conference and Exposition (APEC). 1279--1283."},{"key":"e_1_3_2_1_9_1","volume-title":"EMGraph: Fast Learning-Based Electromigration Analysis for Multi-Segment Interconnect Using Graph Convolution Networks. In Design Automation Conference (DAC). 919--924","author":"Jin W.","unstructured":"W. Jin, L. Chen, S. Sadiqbatcha, S. Peng, and S. Tan. 2021. EMGraph: Fast Learning-Based Electromigration Analysis for Multi-Segment Interconnect Using Graph Convolution Networks. In Design Automation Conference (DAC). 919--924."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/3118790.3119280"},{"key":"e_1_3_2_1_11_1","volume-title":"International Conference On Computer Aided Design (ICCAD). 1--9.","author":"Li Y.","unstructured":"Y. Li, Y. Lin, M. Madhusudan, A. Sharma, W. Xu, S. Sapatnekar, R. Harjani, and J. Hu. 2020. A customized graph neural network model for guiding analog IC placement. In International Conference On Computer Aided Design (ICCAD). 1--9."},{"key":"e_1_3_2_1_12_1","volume-title":"ACM\/IEEE Design Automation Conference (DAC). 1--6.","author":"Lu Y.","unstructured":"Y. Lu, S. Pentapati, L. Zhu, K. Samadi, and S. Lim. 2020. TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs. In ACM\/IEEE Design Automation Conference (DAC). 1--6."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"},{"key":"e_1_3_2_1_14_1","volume-title":"1980 IEEE Power Electronics Specialists Conference. 119--143","author":"Polivka W. M.","unstructured":"W. M. Polivka, P. R.K. Chetty, and R. D. Middlebrook. 1980. State-Space Average modelling of converters with parasitics and storage-time modulation. In 1980 IEEE Power Electronics Specialists Conference. 119--143."},{"key":"e_1_3_2_1_15_1","volume-title":"ACM\/IEEE Design Automation Conference (DAC). 1--6.","author":"Ren H.","unstructured":"H. Ren, G. Kokai, W. Turner, and T. Ku. 2020. ParaGraph: Layout parasitics and device parameter prediction using graph neural networks. In ACM\/IEEE Design Automation Conference (DAC). 1--6."},{"key":"e_1_3_2_1_16_1","volume-title":"ACM\/IEEE Design Automation Conference (DAC). 1--6.","author":"Shook B.","unstructured":"B. Shook, P. Bhansali, C. Kashyap, C. Amin, and S. Joshi. 2020. MLParest: Machine Learning based Parasitic Estimation for Custom Circuit Design. In ACM\/IEEE Design Automation Conference (DAC). 1--6."},{"key":"e_1_3_2_1_17_1","unstructured":"A. Vaswani N. Shazeer N. Parmar J. Uszkoreit L. Jones A. N Gomez \u0141. Kaiser and I. Polosukhin. 2017. Attention is all you need. Advances in neural information processing systems 30 (2017)."},{"key":"e_1_3_2_1_18_1","volume-title":"ACM\/IEEE Design Automation Conference (DAC). 1--6.","author":"Wang H.","unstructured":"H. Wang, K. Wang, J. Yang, L. Shen, N. Sun, H. Lee, and S. Han. 2020. GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning. In ACM\/IEEE Design Automation Conference (DAC). 1--6."},{"key":"e_1_3_2_1_19_1","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC). 671--677","author":"Xie Z.","unstructured":"Z. Xie, R. Liang, X. Xu, J. Hu, Y. Duan, and Y. Chen. 2021. Net2: A Graph Attention Network Method Customized for Pre-Placement Net Length Estimation. In Asia and South Pacific Design Automation Conference (ASP-DAC). 671--677."},{"key":"e_1_3_2_1_20_1","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC). 13--18","author":"Xie Z.","unstructured":"Z. Xie, H. Ren, B. Khailany, Y. Sheng, S. Santosh, J. Hu, and Y. Chen. 2020. PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network. In Asia and South Pacific Design Automation Conference (ASP-DAC). 13--18."},{"key":"e_1_3_2_1_21_1","volume-title":"International Conference on Machine Learning. PMLR, 7364--7373","author":"Zhang G.","unstructured":"G. Zhang, H. He, and D. Katabi. 2019. Circuit-GNN: Graph neural networks for distributed circuit design. In International Conference on Machine Learning. PMLR, 7364--7373."},{"key":"e_1_3_2_1_22_1","volume-title":"GRANNITE: Graph Neural Network Inference for Transferable Power Estimation. In ACM\/IEEE Design Automation Conference (DAC). 1--6.","author":"Zhang Y.","unstructured":"Y. Zhang, H. Ren, and B. Khailany. 2020. GRANNITE: Graph Neural Network Inference for Transferable Power Estimation. In ACM\/IEEE Design Automation Conference (DAC). 1--6."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2977605"},{"key":"e_1_3_2_1_24_1","volume-title":"GridNet: Fast Data-Driven EM-Induced IR Drop Prediction and Localized Fixing for On-Chip Power Grid Networks. In 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1--9.","author":"Zhou H.","unstructured":"H. Zhou, W. Jin, and S. Tan. 2020. GridNet: Fast Data-Driven EM-Induced IR Drop Prediction and Localized Fixing for On-Chip Power Grid Networks. In 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1--9."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656258","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3656258","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3656258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656258"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":24,"alternative-id":["10.1145\/3649329.3656258","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3656258","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}