{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:27:25Z","timestamp":1781836045653,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"NSF","award":["2328805"],"award-info":[{"award-number":["2328805"]}]},{"name":"NSF","award":["2112562"],"award-info":[{"award-number":["2112562"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3656496","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-6690-4516","authenticated-orcid":false,"given":"Jonathan Hao-Cheng","family":"Ku","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3913-7879","authenticated-orcid":false,"given":"Junyao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Duke University, DURHAM, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9671-6713","authenticated-orcid":false,"given":"Haoxuan","family":"Shan","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9899-1322","authenticated-orcid":false,"given":"Saichand","family":"Samudrala","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6286-5937","authenticated-orcid":false,"given":"Jiawen","family":"Wu","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2787-9464","authenticated-orcid":false,"given":"Qilin","family":"Zheng","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1230-7953","authenticated-orcid":false,"given":"Ziru","family":"Li","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3687-3746","authenticated-orcid":false,"given":"Jeyavijayan","family":"Rajendran","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1486-8412","authenticated-orcid":false,"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"e_1_3_2_1_2_1","unstructured":"Paul Barrett. 1987. Implementing the Rivest Shamir and Adleman Public Key Encryption Algorithm on a Standard Digital Signal Processor. In Advances in Cryptology --- CRYPTO' 86 Andrew M. Odlyzko (Ed.)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676262"},{"key":"e_1_3_2_1_4_1","volume-title":"A SIGNED BINARY MULTIPLICATION TECHNIQUE. The Quarterly Journal of Mechanics and Applied Mathematics","author":"ANDREW D. BOOTH.","year":"1951","unstructured":"ANDREW D. BOOTH. 1951. A SIGNED BINARY MULTIPLICATION TECHNIQUE. The Quarterly Journal of Mechanics and Applied Mathematics (1951)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Fan Chen et al. 2018. ReGAN: A pipelined ReRAM-based accelerator for generative adversarial networks. In 2018 23rd ASP-DAC.","DOI":"10.1109\/ASPDAC.2018.8297302"},{"key":"e_1_3_2_1_6_1","unstructured":"Lily Chen et al. 2023. Digital Signature Standard (DSS). https:\/\/tsapps.nist.gov\/publication\/get_pdf.cfm?pub_id=935202"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1137\/0218012"},{"key":"e_1_3_2_1_8_1","volume-title":"Radix-4 and radix-8 booth encoded interleaved modular multipliers over general Fp. In 2014 24th FPL","author":"Javeed Khalid","unstructured":"Khalid Javeed and Xiaojun Wang. 2014. Radix-4 and radix-8 booth encoded interleaved modular multipliers over general Fp. In 2014 24th FPL."},{"key":"e_1_3_2_1_9_1","unstructured":"Houxiang Ji et al. 2018. ReCom: An efficient resistive accelerator for compressed deep neural networks. In DATE."},{"key":"e_1_3_2_1_10_1","volume-title":"Elliptic curve cryptosystems. Mathematics of computation 48, 177","author":"Koblitz Neal","year":"1987","unstructured":"Neal Koblitz. 1987. Elliptic curve cryptosystems. Mathematics of computation 48, 177 (1987), 203--209."},{"key":"e_1_3_2_1_11_1","unstructured":"Kyeongho Lee et al. 2020. Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision. In 2020 57th ACM\/IEEE DAC."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3151321"},{"key":"e_1_3_2_1_13_1","unstructured":"Mengyuan Li et al. 2023. Accelerating Polynomial Modular Multiplication with Crossbar-Based Compute-in-Memory. arXiv preprint arXiv:2307.14557 (2023)."},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","author":"Ziru","unstructured":"Ziru Li et al. 2022. ASTERS: adaptable threshold spike-timing neuromorphic design with twin-column ReRAM synapses. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (San Francisco, California) (DAC '22). 1099--1104."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 41st IEEE\/ACM ICCAD.","author":"Oleg","unstructured":"Oleg Mazonka et al. 2022. Fast and Compact Interleaved Modular Multiplication Based on Carry Save Addition. In Proceedings of the 41st IEEE\/ACM ICCAD."},{"key":"e_1_3_2_1_16_1","unstructured":"A. C. Mert et al. 2020. Parametric-ntt. https:\/\/github.com\/acmert\/parametric-ntt."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3017930"},{"key":"e_1_3_2_1_18_1","volume-title":"Modular multiplication without trial division. Mathematics of computation 44, 170","author":"Montgomery Peter L","year":"1985","unstructured":"Peter L Montgomery. 1985. Modular multiplication without trial division. Mathematics of computation 44, 170 (1985), 519--521."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Hamid Nejatollahi et al. 2020. CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware. In 2020 57th ACM\/IEEE DAC.","DOI":"10.1109\/DAC18072.2020.9218730"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3202517"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1971-0301966-0"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"R. L. Rivest A. Shamir and L. Adleman. 1978. A Method for Obtaining Digital Signatures and Public-Key Cryptosystems. Commun. ACM (feb 1978).","DOI":"10.21236\/ADA606588"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Amitesh Sridharan et al. 2022. A 1.23-GHz 16-kb Programmable and Generic Processing-in-SRAM Accelerator in 65nm. In IEEE 48th ESSCIRC.","DOI":"10.1109\/ESSCIRC55480.2022.9911440"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"e_1_3_2_1_25_1","volume-title":"RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable In Situ Nonlinear Activation. In 2019 Symposium on VLSI Technology.","author":"Bonan","unstructured":"Bonan Yan et al. 2019. RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable In Situ Nonlinear Activation. In 2019 Symposium on VLSI Technology."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Jingyao Zhang et al. 2023. BP-NTT: Fast and Compact in-SRAM Number Theoretic Transform with Bit-Parallel Modular Multiplication. arXiv:2303.00173","DOI":"10.1109\/DAC56929.2023.10247691"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Ye Zhang et al. 2021. PipeZK: Accelerating Zero-Knowledge Proof with a Pipelined Architecture. In 2021 ACM\/IEEE 48th ISCA. 416--428.","DOI":"10.1109\/ISCA52012.2021.00040"},{"key":"e_1_3_2_1_29_1","volume-title":"Lattice: An ADC\/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks. In 2020 57th ACM\/IEEE DAC.","author":"Qilin Zheng","year":"2020","unstructured":"Qilin Zheng et al. 2020. Lattice: An ADC\/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks. In 2020 57th ACM\/IEEE DAC."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656496","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3656496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656496"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":29,"alternative-id":["10.1145\/3649329.3656496","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3656496","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}