{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:10:21Z","timestamp":1780675821162,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3656514","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Energy-efficient SNN Architecture using 3nm FinFET Multiport SRAM-based CIM with Online Learning"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6466-0547","authenticated-orcid":false,"given":"Lucas","family":"Huijbregts","sequence":"first","affiliation":[{"name":"TU-Delft, IMEC, Delft, South Holland, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2305-4258","authenticated-orcid":false,"given":"Hsiao-Hsuan","family":"Liu","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Flanders, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9329-1721","authenticated-orcid":false,"given":"Paul","family":"Detterer","sequence":"additional","affiliation":[{"name":"IMEC, Eindhoven, North Branabt, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8961-0387","authenticated-orcid":false,"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, Zuid Holland, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2967-5090","authenticated-orcid":false,"given":"Amirreza","family":"Yousefzadeh","sequence":"additional","affiliation":[{"name":"University of Twente, Enschede, Noord Brabant, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1590-0365","authenticated-orcid":false,"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[{"name":"Delft University of Technology,, Delft, South Holland, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","author":"Lee Y.","year":"2018","unstructured":"Y. Lee, P. Tsung, and M. Wu, \"Techology trend of edge AI,\" in VLSI-DAT 2018, pp. 1--2.","journal-title":"\"Techology trend of edge AI,\" in VLSI-DAT"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"ISSCC","author":"Fujiwara H.","year":"2022","unstructured":"H. Fujiwara et al. \"A 5-nm 254-TOPS\/W 221-TOPS\/mm2 Fully-Digital Computingin-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations,\" in ISSCC 2022, pp 1--3."},{"key":"e_1_3_2_1_3_1","first-page":"252","volume-title":"ISSCC","author":"Chih Y.","year":"2021","unstructured":"Y. Chih et al. \"An 89TOPS\/W and 16.3TOPS\/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications,\" in ISSCC 2021, pp. 252--254."},{"key":"e_1_3_2_1_4_1","first-page":"150","volume-title":"ICTA","author":"Wanq D.","year":"2022","unstructured":"D. Wanq et al. \"All-Digital Full-Precision In-SRAM Computing with Reduction Tree for Energy-Efficient MAC Operations,\" in ICTA 2022, pp. 150--151."},{"key":"e_1_3_2_1_5_1","first-page":"266","author":"Wang D.","year":"2022","unstructured":"D. Wang et al. \"DIMC: 2219TOPS\/W 2569F2\/b Digital In-Memory Computing Macro in 28nm Based on Approximate Arithmetic Hardware,\" in ISSCC 2022, pp. 266--268.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_6_1","first-page":"1","author":"Wang D.","year":"2020","unstructured":"D. Wang et al. \"Always-On, Sub-300-nW, Event-Driven Spiking Neural Network based on Spike-Driven Clock-Generation and Clock- and Power-Gating for an Ultra-Low-Power Intelligent Device,\" in A-SSCC 2020, pp. 1--4.","journal-title":"A-SSCC"},{"key":"e_1_3_2_1_7_1","first-page":"1","author":"Seo J.","year":"2011","unstructured":"J. Seo et al. \"A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons,\" in CICC 2011, pp. 1--3.","journal-title":"CICC"},{"key":"e_1_3_2_1_8_1","first-page":"16","author":"Kim D.","year":"2022","unstructured":"D. Kim et al. \"MONETA: A Processing-In-Memory-Based Hardware Platform for the Hybrid Convolutional Spiking Neural Network With Online Learning,\" in Frontiers in Neuroscience 16, 2022.","journal-title":"Frontiers in Neuroscience"},{"key":"e_1_3_2_1_9_1","first-page":"992","volume-title":"A 4096-Neuron 1M-Synapse 3.8-pJ\/SOP Spiking Neural Network With On-Chip STDP Learning and Sparse Weights in 10-nm FinFET CMOS,\" in JSSC 54.4","author":"Chen G.","year":"2019","unstructured":"G. Chen et al. \"A 4096-Neuron 1M-Synapse 3.8-pJ\/SOP Spiking Neural Network With On-Chip STDP Learning and Sparse Weights in 10-nm FinFET CMOS,\" in JSSC 54.4, 2019, pp. 992--1002."},{"key":"e_1_3_2_1_10_1","first-page":"12","author":"Kim J.","year":"2018","unstructured":"J. Kim et al. \"Efficient Synapse Memory Structure for Reconfigurable Digital Neuromorphic Hardware,\" in Frontiers in Neuroscience 12, 2018.","journal-title":"Frontiers in Neuroscience"},{"key":"e_1_3_2_1_11_1","first-page":"224","volume-title":"ISSCC","author":"Wang J.","year":"2019","unstructured":"J. Wang et al. \"A Compute SRAM with Bit-Serial Integer\/Floating-Point Operations for Programmable In-Memory Vector Acceleration,\" in ISSCC 2019, pp. 224--226."},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"A 389TOPS\/W, 1262fps at 1Meps Region Proposal Integrated Circuit for Neuromorphic Vision Sensors in 65nm CMOS,\" in A-SSCC","author":"Bose S. K.","year":"2021","unstructured":"S. K. Bose and A. Basu, \"A 389TOPS\/W, 1262fps at 1Meps Region Proposal Integrated Circuit for Neuromorphic Vision Sensors in 65nm CMOS,\" in A-SSCC 2021, pp. 1--3."},{"key":"e_1_3_2_1_13_1","first-page":"2832","volume-title":"Two-Direction In-Memory Computing Based on 10T SRAM With Horizontal and Vertical Decoupled Read Ports,\" in JSSC 56.9","author":"Lin Z.","year":"2021","unstructured":"Z. Lin et al. \"Two-Direction In-Memory Computing Based on 10T SRAM With Horizontal and Vertical Decoupled Read Ports,\" in JSSC 56.9, 2021, pp. 2832--2944."},{"key":"e_1_3_2_1_14_1","first-page":"1659","volume-title":"The third generation of neural network models,\" in Neural Networks 10.9","author":"Maass W.","year":"1997","unstructured":"W. Maass, \"Networks of spiking neurons: The third generation of neural network models,\" in Neural Networks 10.9, 1997, pp. 1659--1671."},{"key":"e_1_3_2_1_15_1","first-page":"1","author":"Kim H.","year":"2020","unstructured":"H. Kim, H. Oh, and J. Kim, \"Energy-efficient XNOR-free In-Memory BNN Accelerator with Input Distribution Regularization,\" in ICCAD 2020, pp. 1--9.","journal-title":"\"Energy-efficient XNOR-free In-Memory BNN Accelerator with Input Distribution Regularization,\" in ICCAD"},{"key":"e_1_3_2_1_16_1","first-page":"12","author":"Yousefzadeh A.","year":"2018","unstructured":"A. Yousefzadeh et al. \"On practical issues for stochastic STDP hardware with 1-bit synaptic weights,\" in Frontiers in Neuroscience 12, 2018.","journal-title":"Frontiers in Neuroscience"},{"key":"e_1_3_2_1_17_1","first-page":"1","author":"Yousefzadeh A.","year":"2017","unstructured":"A. Yousefzadeh et al. \"Hardware implementation of convolutional STDP for on-line visual feature learning,\" in ISCAS 2017, pp. 1--4.","journal-title":"ISCAS"},{"key":"e_1_3_2_1_18_1","first-page":"16","author":"Rostami A.","year":"2022","unstructured":"A. Rostami et al. \"E-prop on SpiNNaker 2: Exploring online learning in spiking RNNs on neuromorphic hardware,\" in Frontiers in Neuroscience 16, 2022.","journal-title":"Frontiers in Neuroscience"},{"key":"e_1_3_2_1_19_1","first-page":"3113","volume-title":"Extended Methodology to Determine SRAM Write Margin in Resistance-Dominated Technology Node,\" in TED 69.6","author":"Liu H.-H.","year":"2022","unstructured":"H.-H. Liu et al. \"Extended Methodology to Determine SRAM Write Margin in Resistance-Dominated Technology Node,\" in TED 69.6, 2022, pp. 3113--3117."},{"key":"e_1_3_2_1_20_1","first-page":"12495","author":"Liu H.-H.","year":"2023","unstructured":"H.-H. Liu et al. \"DTCO of sequential and monolithic CFET SRAM,\" in SPIE 12495, 2023.","journal-title":"SPIE"},{"key":"e_1_3_2_1_21_1","first-page":"883","volume-title":"Interconnect Guideline, and Benchmark for CMOS Scaling,\" in TED 70.3","author":"Liu H.-H.","year":"2023","unstructured":"H.-H. Liu et al. \"CFET SRAM DTCO, Interconnect Guideline, and Benchmark for CMOS Scaling,\" in TED 70.3, 2023, pp. 883--890."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656514","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3656514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:55Z","timestamp":1750295875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3656514"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":21,"alternative-id":["10.1145\/3649329.3656514","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3656514","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}