{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T09:53:41Z","timestamp":1761126821517,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFA1003602"],"award-info":[{"award-number":["2021YFA1003602"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shanghai Pujiang Program","award":["22PJD003"],"award-info":[{"award-number":["22PJD003"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3657325","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["CSTrans-OPU: An FPGA-based Overlay Processor with Full Compilation for Transformer Networks via Sparsity Exploration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-2938-5153","authenticated-orcid":false,"given":"Yueyin","family":"Bai","sequence":"first","affiliation":[{"name":"Fudan University, ShangHai, ShangHai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4951-4059","authenticated-orcid":false,"given":"Keqing","family":"Zhao","sequence":"additional","affiliation":[{"name":"Fudan University, ShangHai, ShangHai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0911-0666","authenticated-orcid":false,"given":"Yang","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University, ShangHai, ShangHai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8758-7239","authenticated-orcid":false,"given":"Hongji","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University, ShangHai, ShangHai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-8421-1242","authenticated-orcid":false,"given":"Hao","family":"Zhou","sequence":"additional","affiliation":[{"name":"Fudan University, ShangHai, ShangHai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8125-6978","authenticated-orcid":false,"given":"Xiaoxing","family":"Wu","sequence":"additional","affiliation":[{"name":"Fudan University, ShangHai, ShangHai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4286-9292","authenticated-orcid":false,"given":"Jun","family":"Yu","sequence":"additional","affiliation":[{"name":"Fudan University, ShangHai, ShangHai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7288-1789","authenticated-orcid":false,"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University, ShangHai, ShangHai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"FET-OPU: A Flexible and Efficient FPGA-Based Overlay Processor for Transformer Networks. In 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD).","author":"Bai","year":"2023","unstructured":"Bai et al. 2023. FET-OPU: A Flexible and Efficient FPGA-Based Overlay Processor for Transformer Networks. In 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)."},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of European Conference on Computer Vision (ECCV).","author":"Cao","year":"2022","unstructured":"Cao et al. 2022. Swin-Unet: Unet-like pure transformer for medical image segmentation. In Proceedings of European Conference on Computer Vision (ECCV)."},{"key":"e_1_3_2_1_3_1","volume-title":"PP-Transformer: Enable Efficient Deployment of Transformers Through Pattern Pruning. In 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD).","author":"Cao","year":"2023","unstructured":"Cao et al. 2023. PP-Transformer: Enable Efficient Deployment of Transformers Through Pattern Pruning. In 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)."},{"key":"e_1_3_2_1_4_1","volume-title":"BERT: Pre-training of deep bidirectional transformers for language understanding. arXiv preprint arXiv:1810.04805","author":"Devlin","year":"2018","unstructured":"Devlin et al. 2018. BERT: Pre-training of deep bidirectional transformers for language understanding. arXiv preprint arXiv:1810.04805 (2018)."},{"key":"e_1_3_2_1_5_1","unstructured":"Dosovitskiy et al. 2020. An image is worth 16\u00d716 words: Transformers for image recognition at scale. arXiv preprint arXiv:2010.11929 (2020)."},{"key":"e_1_3_2_1_6_1","volume-title":"Vis-top: Visual transformer overlay processor. arXiv preprint arXiv:2110.10957","author":"Hu","year":"2021","unstructured":"Hu et al. 2021. Vis-top: Visual transformer overlay processor. arXiv preprint arXiv:2110.10957 (2021)."},{"key":"e_1_3_2_1_7_1","volume-title":"HPTA: A High Performance Transformer Accelerator Based on FPGA. In 2023 33rd International Conference on Field-Programmable Logic and Applications (FPL).","author":"Han","year":"2023","unstructured":"Han et al. 2023. HPTA: A High Performance Transformer Accelerator Based on FPGA. In 2023 33rd International Conference on Field-Programmable Logic and Applications (FPL)."},{"key":"e_1_3_2_1_8_1","volume-title":"NPE: An FPGA-based overlay processor for natural language processing. arXiv preprint arXiv:2104.06535","author":"Khan","year":"2021","unstructured":"Khan et al. 2021. NPE: An FPGA-based overlay processor for natural language processing. arXiv preprint arXiv:2104.06535 (2021)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406567"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474043"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Nag et al. 2023. ViTA: A Vision Transformer Inference Accelerator for Edge Applications. arXiv preprint arXiv:2302.09108 (2023).","DOI":"10.1109\/ISCAS46773.2023.10181988"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00022"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530585"},{"key":"e_1_3_2_1_14_1","unstructured":"Radford et al. 2018. Improving language understanding by generative pre-training. https:\/\/s3-us-west-2.amazonaws.com\/openai-assets\/research-covers\/language-unsupervised\/language_understanding_paper.pdf (2018)."},{"key":"e_1_3_2_1_15_1","volume-title":"Vaqf: Fully automatic software-hardware co-design framework for low-bit vision transformer. arXiv preprint arXiv:2201.06618","author":"Sun","year":"2022","unstructured":"Sun et al. 2022. Vaqf: Fully automatic software-hardware co-design framework for low-bit vision transformer. arXiv preprint arXiv:2201.06618 (2022)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00018"},{"key":"e_1_3_2_1_17_1","volume-title":"OPU: An FPGA-based overlay processor for convolutional neural networks","author":"Yu","year":"2019","unstructured":"Yu et al. 2019. OPU: An FPGA-based overlay processor for convolutional neural networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2019)."},{"key":"e_1_3_2_1_18_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Yang","year":"2022","unstructured":"Yang et al. 2022. DTQAtten: Leveraging dynamic token-based quantization for efficient attention architecture. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530505"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657325","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3657325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:56Z","timestamp":1750295876000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657325"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":19,"alternative-id":["10.1145\/3649329.3657325","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3657325","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}