{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:13Z","timestamp":1750309513759,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2319399","2408925","2404036"],"award-info":[{"award-number":["2319399","2408925","2404036"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3657340","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis of Compact Flow-based Computing Circuits from Boolean Expressions"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8522-4617","authenticated-orcid":false,"given":"Sven","family":"Thijssen","sequence":"first","affiliation":[{"name":"University of Central Florida, Orlando, FL, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0450-695X","authenticated-orcid":false,"given":"Muhammad Rashedul Haq","family":"Rashed","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0354-2940","authenticated-orcid":false,"given":"Sumit","family":"Jha","sequence":"additional","affiliation":[{"name":"Florida International University, Miami, FL, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4183-6926","authenticated-orcid":false,"given":"Rickard","family":"Ewetz","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Zahiruddin Alamgir et al. 2016. Flow-based computing on nanoscale crossbars: Design and implementation of full adders. In ISCAS. IEEE 1870--1873.","DOI":"10.1109\/ISCAS.2016.7538936"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1666-5"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Debjyoti Bhattacharjee et al. 2020. Contra: area-constrained technology mapping framework for memristive memory processing unit. In ICCAD. 1--9.","DOI":"10.1145\/3400302.3415681"},{"volume-title":"Automated synthesis of compact crossbars for sneak-path based in-memory computing","author":"Chakraborty Dwaipayan","key":"e_1_3_2_1_4_1","unstructured":"Dwaipayan Chakraborty and Sumit Jha. 2017. Automated synthesis of compact crossbars for sneak-path based in-memory computing. In DATE. IEEE, 770--775."},{"volume-title":"Automated synthesis of compact multiplier circuits for in-memory computing using ROBDDs","author":"Hassen Amad Ul","key":"e_1_3_2_1_5_1","unstructured":"Amad Ul Hassen. 2017. Automated synthesis of compact multiplier circuits for in-memory computing using ROBDDs. In NANOARCH. IEEE, 141--146."},{"key":"e_1_3_2_1_6_1","first-page":"5","article-title":"2018. Free binary decision diagram-based synthesis of compact crossbars for in-memory computing","volume":"65","author":"Hassen Amad Ul","year":"2018","unstructured":"Amad Ul Hassen et al. 2018. Free binary decision diagram-based synthesis of compact crossbars for in-memory computing. TCAS-II 65, 5 (2018), 622--626.","journal-title":"TCAS-II"},{"volume-title":"International Workshop on Cellular Nanoscale Networks and their Applications. IEEE, 1--6.","author":"Shahar","key":"e_1_3_2_1_7_1","unstructured":"Shahar Kvatinsky et al. 2012. MRL---Memristor ratioed logic. In International Workshop on Cellular Nanoscale Networks and their Applications. IEEE, 1--6."},{"key":"e_1_3_2_1_8_1","first-page":"10","article-title":"2013. Memristor-based material implication (IMPLY) logic: Design principles and methodologies","volume":"22","author":"Shahar Kvatinsky","year":"2013","unstructured":"Shahar Kvatinsky et al. 2013. Memristor-based material implication (IMPLY) logic: Design principles and methodologies. IEEE VLSI 22, 10 (2013), 2054--2066.","journal-title":"IEEE VLSI"},{"key":"e_1_3_2_1_9_1","first-page":"11","article-title":"2014. MAGIC---Memristor-aided logic","volume":"61","author":"Shahar Kvatinsky","year":"2014","unstructured":"Shahar Kvatinsky et al. 2014. MAGIC---Memristor-aided logic. IEEE TCAS-II 61, 11 (2014), 895--899.","journal-title":"IEEE TCAS-II"},{"key":"e_1_3_2_1_10_1","volume-title":"Cramming More Components onto Integrated Circuits. Electronics","author":"Moore Gordon E.","year":"1964","unstructured":"Gordon E. Moore. 1964. Cramming More Components onto Integrated Circuits. Electronics (1964)."},{"key":"e_1_3_2_1_11_1","volume-title":"Fan Yao, and Rickard Ewetz.","author":"Haq Rashed Muhammad Rashedul","year":"2022","unstructured":"Muhammad Rashedul Haq Rashed, Sumit Kumar Jha, Fan Yao, and Rickard Ewetz. 2022. Hybrid digital-digital in-memory computing. In DATE. IEEE, 1177--1180."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Abu Sebastian et al. 2020. Memory devices and applications for in-memory computing. Nature nanotechnology 15 7 (2020) 529--544.","DOI":"10.1038\/s41565-020-0655-z"},{"key":"e_1_3_2_1_13_1","volume-title":"SIS: A System for Sequential Circuit Synthesis. Technical Report UCB\/ERL M92\/41. EECS Department","author":"Sentovich E.M.","year":"1992","unstructured":"E.M. Sentovich et al. 1992. SIS: A System for Sequential Circuit Synthesis. Technical Report UCB\/ERL M92\/41. EECS Department, University of California, Berkeley. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/1992\/2010.html"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41566-020-00754-y"},{"key":"e_1_3_2_1_15_1","volume-title":"The end of moore's law: A new beginning for information technology. Computing in science & engineering 19, 2","author":"Theis Thomas N","year":"2017","unstructured":"Thomas N Theis and H-S Philip Wong. 2017. The end of moore's law: A new beginning for information technology. Computing in science & engineering 19, 2 (2017), 41--50."},{"key":"e_1_3_2_1_16_1","volume-title":"Compact: Flow-based computing on nanoscale crossbars with minimal semiperimeter","author":"Thijssen Sven","year":"2021","unstructured":"Sven Thijssen, Sumit Jha, and Rickard Ewetz. 2021. Compact: Flow-based computing on nanoscale crossbars with minimal semiperimeter. In DATE. IEEE, 232--237."},{"volume-title":"Parallel computing using memristive crossbar networks: Nullifying the processor-memory bottleneck","author":"Velasquez Alvaro","key":"e_1_3_2_1_17_1","unstructured":"Alvaro Velasquez and Sumit Kumar Jha. 2014. Parallel computing using memristive crossbar networks: Nullifying the processor-memory bottleneck. In IDT. IEEE, 147--152."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Robert Wille et al. 2008. RevLib: An online resource for reversible functions and reversible circuits. In ISMVL. IEEE 220--225.","DOI":"10.1109\/ISMVL.2008.43"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Tao Yang et al. 2021. PIMGCN: a reram-based PIM design for graph convolutional network acceleration. In DAC. IEEE 583--588.","DOI":"10.1109\/DAC18074.2021.9586231"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657340","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3657340","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3657340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:00Z","timestamp":1750295880000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657340"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":19,"alternative-id":["10.1145\/3649329.3657340","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3657340","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}