{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:11:20Z","timestamp":1775067080443,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3657349","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["PowPrediCT: Cross-Stage Power Prediction with Circuit-Transformation-Aware Learning"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9623-5150","authenticated-orcid":false,"given":"Yufan","family":"Du","sequence":"first","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0724-5356","authenticated-orcid":false,"given":"Zizheng","family":"Guo","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7958-8485","authenticated-orcid":false,"given":"Xun","family":"Jiang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9811-8933","authenticated-orcid":false,"given":"Zhuomin","family":"Chai","sequence":"additional","affiliation":[{"name":"Wuhan University, Wuhan, Hubei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5962-4117","authenticated-orcid":false,"given":"Yuxiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7514-0767","authenticated-orcid":false,"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8146-4821","authenticated-orcid":false,"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Cadence Innovus Implementation System \" http:\/\/www.cadence.com."},{"key":"e_1_3_2_1_2_1","first-page":"1213","volume-title":"DAC. San Francisco California: ACM","author":"He X.","year":"2022","unstructured":"X. He et al., \"Accurate timing prediction at placement stage with look-ahead RC network,\" in Proc. DAC. San Francisco California: ACM, Jul. 2022, pp. 1213--1218."},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"DAC","author":"Wang Z.","year":"2023","unstructured":"Z. Wang et al., \"Restructure-tolerant timing prediction via multimodal fusion,\" in Proc. DAC, 2023, pp. 1--6."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Proc. DATE. Antwerp, Belgium: IEEE","author":"Ye Y.","year":"2023","unstructured":"Y. Ye et al., \"Fast and Accurate Wire Timing Estimation Based on Graph Learning,\" in Proc. DATE. Antwerp, Belgium: IEEE, Apr. 2023, pp. 1--6."},{"key":"e_1_3_2_1_5_1","first-page":"202","volume-title":"Proc. ASPDAC. Taipei, Taiwan: IEEE","author":"Chen J.-X.","year":"2022","unstructured":"J.-X. Chen et al., \"Vector-based Dynamic IR-drop Prediction Using Machine Learning,\" in Proc. ASPDAC. Taipei, Taiwan: IEEE, Jan. 2022, pp. 202--207."},{"key":"e_1_3_2_1_6_1","first-page":"13","volume-title":"PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network,\" in Proc. ASPDAC","author":"Xie Z.","year":"2020","unstructured":"Z. Xie et al., \"PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network,\" in Proc. ASPDAC. Beijing, China: IEEE, Jan. 2020, pp. 13--18."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942110"},{"key":"e_1_3_2_1_8_1","first-page":"1297","volume-title":"DAC. San Francisco California: ACM","author":"Wang B.","year":"2022","unstructured":"B. Wang et al., \"LHNN: lattice hypergraph neural network for VLSI congestion prediction,\" in Proc. DAC. San Francisco California: ACM, Jul. 2022, pp. 1297--1302."},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"ICCAD. San Diego California: ACM","author":"Xie Z.","year":"2018","unstructured":"Z. Xie et al., \"RouteNet: routability prediction for mixed-size designs using convolutional neural network,\" in Proc. ICCAD. San Diego California: ACM, Nov. 2018, pp. 1--8."},{"key":"e_1_3_2_1_10_1","first-page":"217","volume-title":"CongestionNet: Routing Congestion Prediction Using Deep Graph Neural Networks,\" in Proc. VLSI-SoC","author":"Kirby R.","year":"2019","unstructured":"R. Kirby et al., \"CongestionNet: Routing Congestion Prediction Using Deep Graph Neural Networks,\" in Proc. VLSI-SoC. Cuzco, Peru: IEEE, Oct. 2019, pp. 217--222."},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"MICRO","author":"Xie Z.","year":"2021","unstructured":"Z. Xie et al., \"Apollo: An automated power modeling framework for runtime power introspection in high-volume commercial microprocessors,\" in Proc. MICRO, 2021, p. 1--14."},{"key":"e_1_3_2_1_12_1","first-page":"743","article-title":"Powerprobe: Run-time power modeling through automatic rtl instrumentation","author":"Zoni D.","year":"2018","unstructured":"D. Zoni, L. Cremona, and W. Fornaciari, \"Powerprobe: Run-time power modeling through automatic rtl instrumentation,\" in Proc. DATE, 2018, pp. 743--748.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218643"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_15_1","first-page":"97","volume-title":"ISCA","author":"Shao Y. S.","year":"2014","unstructured":"Y. S. Shao et al., \"Aladdin: A pre-rtl, power-performance accelerator simulator enabling large design space exploration of customized architectures,\" in Proc. ISCA, 2014, pp. 97--108."},{"key":"e_1_3_2_1_16_1","volume-title":"ICCAD","author":"Fang W.","year":"2023","unstructured":"W. Fang et al., \"Masterrtl: A pre-synthesis ppa estimation framework for any rtl design,\" in Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"DAC","author":"Zhou Y.","year":"2019","unstructured":"Y. Zhou et al., \"Primal: Power inference using machine learning,\" in Proc. DAC, 2019, pp. 1--6."},{"key":"e_1_3_2_1_19_1","volume-title":"Eco-gnn: Signoff power prediction using graph neural networks with subgraph approximation,\" ACM TODAES","author":"Lu Y.-C.","unstructured":"Y.-C. Lu et al., \"Eco-gnn: Signoff power prediction using graph neural networks with subgraph approximation,\" ACM TODAES, vol. 28, no. 4, may 2023."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.07.007"},{"issue":"1","key":"e_1_3_2_1_21_1","first-page":"243","article-title":"Mcpat-calib: A risc-v boom microarchitecture power modeling framework","volume":"42","author":"Zhai J.","year":"2023","unstructured":"J. Zhai et al., \"Mcpat-calib: A risc-v boom microarchitecture power modeling framework,\" IEEE TCAD, vol. 42, no. 1, pp. 243--256, 2023.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_22_1","volume-title":"Cadence Design Systems","year":"2022","unstructured":"Cadence Design Systems, Innovus User Guide, Cadence Design Systems, Inc., 2022, version 21.13."},{"key":"e_1_3_2_1_23_1","first-page":"145","volume-title":"DAC","author":"Zhu K.","year":"2020","unstructured":"K. Zhu et al., \"Exploring logic optimizations with reinforcement learning and graph convolutional network,\" in Proc. DAC, 2020, pp. 145--150."},{"key":"e_1_3_2_1_24_1","volume-title":"DAC. ACM","author":"Guo Z.","year":"2022","unstructured":"Z. Guo et al., \"A timing engine inspired graph neural network model for pre-routing slackprediction,\" in Proc. DAC. ACM, 2022."},{"key":"e_1_3_2_1_25_1","volume-title":"ICCAD","author":"Agiza A.","year":"2023","unstructured":"A. Agiza et al., \"Graphsym: Graph physical synthesis model,\" in Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_26_1","volume-title":"DTOC: integrating Deep-learning driven Timing Optimization into the state-of-the-art Commercial EDA tool,\" in Proc","author":"Chang K.","year":"2023","unstructured":"K. Chang et al., \"DTOC: integrating Deep-learning driven Timing Optimization into the state-of-the-art Commercial EDA tool,\" in Proc. DATE. IEEE, 2023."},{"key":"e_1_3_2_1_27_1","first-page":"01315","article-title":"Deep graph library: Towards efficient and scalable deep learning on graphs","volume":"1909","author":"Wang M.","year":"2019","unstructured":"M. Wang et al., \"Deep graph library: Towards efficient and scalable deep learning on graphs,\" CoRR, vol. abs\/1909.01315, 2019.","journal-title":"CoRR"},{"key":"e_1_3_2_1_28_1","volume-title":"CircuitNet: An open-source dataset for machine learning in vlsi cad applications with improved domain-specific evaluation metric and learning strategies,\" IEEE TCAD","author":"Chai Z.","year":"2023","unstructured":"Z. Chai et al., \"CircuitNet: An open-source dataset for machine learning in vlsi cad applications with improved domain-specific evaluation metric and learning strategies,\" IEEE TCAD, 2023."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657349","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3657349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:00Z","timestamp":1750295880000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657349"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":28,"alternative-id":["10.1145\/3649329.3657349","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3657349","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}