{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:14Z","timestamp":1750309514915,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3657365","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Advanced Reinforcement Learning Algorithms to Optimize Design Verification"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-9665-2515","authenticated-orcid":false,"given":"Zahra","family":"Aref","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Rutgers, The State University of New Jersey, New Brunswick, NJ, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9960-2432","authenticated-orcid":false,"given":"Rohit","family":"Suvarna","sequence":"additional","affiliation":[{"name":"VerifAI Inc., Palo Alto, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6611-0490","authenticated-orcid":false,"given":"Bill","family":"Hughes","sequence":"additional","affiliation":[{"name":"VerifAI Inc., Palo Alto, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5594-5536","authenticated-orcid":false,"given":"Sandeep","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"VerifAI Inc., Palo Alto, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5744-0814","authenticated-orcid":false,"given":"Narayan B.","family":"Mandayam","sequence":"additional","affiliation":[{"name":"WINLAB, Department of Electrical and Computer Engineering, Rutgers, The State University of New Jersey, New Brunswick, NJ, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Huh, Seungju Kim, Jeonghoon Ko, Changwook Jeong, Hyeonsik Son, Kiwon Kwon, Joonwan Chai, Younsik Park, Jaehoon Jeong, et al.","author":"Choi Hyojin","year":"2021","unstructured":"Hyojin Choi, In Huh, Seungju Kim, Jeonghoon Ko, Changwook Jeong, Hyeonsik Son, Kiwon Kwon, Joonwan Chai, Younsik Park, Jaehoon Jeong, et al. 2021. Application of Deep Reinforcement Learning to Dynamic Verification of DRAM Designs. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). IEEE, 523--528."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.3390\/mi13111887"},{"key":"e_1_3_2_1_3_1","volume-title":"Transaction Level Stimulus Optimization in Functional Verification Using Machine Learning Predictors. In 2022 23rd International Symposium on Quality Electronic Design (ISQED). IEEE, 71--76","author":"Gogri Saumil","year":"2022","unstructured":"Saumil Gogri, Aakash Tyagi, Michael Quinn, and Jiang Hu. 2022. Transaction Level Stimulus Optimization in Functional Verification Using Machine Learning Predictors. In 2022 23rd International Symposium on Quality Electronic Design (ISQED). IEEE, 71--76."},{"key":"e_1_3_2_1_4_1","volume-title":"Increasing the efficiency of simulation-based functional verification through unsupervised support vector analysis","author":"Guzey Onur","year":"2009","unstructured":"Onur Guzey, Li-C Wang, Jeremy R Levitt, and Harry Foster. 2009. Increasing the efficiency of simulation-based functional verification through unsupervised support vector analysis. IEEE transactions on computer-aided design of integrated circuits and systems 29, 1 (2009), 138--148."},{"key":"e_1_3_2_1_5_1","volume-title":"Nando De Freitas, et al","author":"Hoffman Matthew","year":"2011","unstructured":"Matthew Hoffman, Eric Brochu, Nando De Freitas, et al. 2011. Portfolio Allocation for Bayesian Optimization.. In UAI. 327--336."},{"key":"e_1_3_2_1_6_1","volume-title":"Optimizing design verification using machine learning: Doing better than random. arXiv preprint arXiv:1909.13168","author":"Hughes William","year":"2019","unstructured":"William Hughes, Sandeep Srinivasan, Rohit Suvarna, and Maithilee Kulkarni. 2019. Optimizing design verification using machine learning: Doing better than random. arXiv preprint arXiv:1909.13168 (2019)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012771025575"},{"key":"e_1_3_2_1_8_1","unstructured":"Maithilee Rajendra Kulkarni et al. 2019. Improving coverage of simulation-based design verification using Machine Learning techniques. Master's thesis. The University of Texas at Austin."},{"key":"e_1_3_2_1_9_1","volume-title":"Continuous control with deep reinforcement learning. arXiv preprint arXiv:1509.02971","author":"Lillicrap Timothy P","year":"2015","unstructured":"Timothy P Lillicrap, Jonathan J Hunt, Alexander Pritzel, Nicolas Heess, Tom Erez, Yuval Tassa, David Silver, and Daan Wierstra. 2015. Continuous control with deep reinforcement learning. arXiv preprint arXiv:1509.02971 (2015)."},{"volume-title":"ASIC\/SoC Functional Design Verification","author":"Mehta Ashok B","key":"e_1_3_2_1_10_1","unstructured":"Ashok B Mehta. 2018. Constrained random verification (crv). In ASIC\/SoC Functional Design Verification. Springer, 65--74."},{"key":"e_1_3_2_1_11_1","volume-title":"The application of Bayesian methods for seeking the extremum. Towards global optimization 2","author":"Mockus Jonas","year":"1998","unstructured":"Jonas Mockus. 1998. The application of Bayesian methods for seeking the extremum. Towards global optimization 2 (1998), 117."},{"key":"e_1_3_2_1_12_1","volume-title":"Intelligent design of electronic assets (idea) & posh open source hardware (posh)","author":"Olofsson Andreas","year":"2017","unstructured":"Andreas Olofsson. 2017. Intelligent design of electronic assets (idea) & posh open source hardware (posh). Mountain View: DARPA (2017)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"e_1_3_2_1_14_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 538--543","author":"Pfeifer N\u00edcolas","year":"2020","unstructured":"N\u00edcolas Pfeifer, Bruno V Zimpel, Gabriel AG Andrade, and Luiz CV dos Santos. 2020. A reinforcement learning approach to directed test generation for shared memory verification. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 538--543."},{"key":"e_1_3_2_1_15_1","volume-title":"Prioritized experience replay. arXiv preprint arXiv:1511.05952","author":"Schaul Tom","year":"2015","unstructured":"Tom Schaul, John Quan, Ioannis Antonoglou, and David Silver. 2015. Prioritized experience replay. arXiv preprint arXiv:1511.05952 (2015)."},{"key":"e_1_3_2_1_16_1","volume-title":"International conference on machine learning. PMLR, 387--395","author":"Silver David","year":"2014","unstructured":"David Silver, Guy Lever, Nicolas Heess, Thomas Degris, Daan Wierstra, and Martin Riedmiller. 2014. Deterministic policy gradient algorithms. In International conference on machine learning. PMLR, 387--395."},{"key":"e_1_3_2_1_17_1","volume-title":"Design Automation Conference.","author":"Snyder Wilson","year":"2004","unstructured":"Wilson Snyder. 2004. Verilator and systemperl. In North American SystemC Users' Group, Design Automation Conference."},{"volume-title":"Reinforcement learning: An introduction","author":"Sutton Richard S","key":"e_1_3_2_1_18_1","unstructured":"Richard S Sutton and Andrew G Barto. 2018. Reinforcement learning: An introduction. MIT press."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194561"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657365","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3657365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657365"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":19,"alternative-id":["10.1145\/3649329.3657365","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3657365","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}