{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:48:59Z","timestamp":1774687739773,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3657371","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Redistribution Layer Routing with Dynamic Via Insertion Under Irregular Via Structures"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-9106-8937","authenticated-orcid":false,"given":"Je-Wei","family":"Chuang","sequence":"first","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5547-7927","authenticated-orcid":false,"given":"Zong-Han","family":"Wu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4733-2744","authenticated-orcid":false,"given":"Bo-Ying","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0564-5719","authenticated-orcid":false,"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan, Taiwan"},{"name":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"14.1.1","volume-title":"CA","author":"Liu C. C.","year":"2012","unstructured":"C. C. Liu, S.-M. Chen, F.-W. Kuo, H.-N. Chen, E.-H. Yeh, C.-C. Hsieh, L.-H. Huang, M.-Y. Chiu, J. Yeh, T.-S. Lin, T.-J. Yeh, S.-Y. Hou, J.-P. Hung, J.-C. Lin, C.-P. Jou, C.-T. Wang, S.-P. Jeng, and D. C. H. Yu, \"High-Performance Integrated Fan-Out Wafer Level Packaging (InFO-WLP): Technology and System Integration,\" in Proc. of IEEE IEDM, San Francisco, CA, December 2012, pp. 14.1.1--14.1.4."},{"key":"e_1_3_2_1_2_1","first-page":"45","volume-title":"CA","author":"Pu H.-P.","year":"2018","unstructured":"H.-P. Pu, H. Kuo, C. Liu, and C. Douglas, \"A Novel Submicron Polymer Re-Distribution Layer Technology for Advanced InFO Packaging,\" in Proc. of IEEE ECTC, San Diego, CA, June 2018, pp. 45--51."},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"NV","author":"Tseng C.-F.","year":"2016","unstructured":"C.-F. Tseng, C.-S. Liu, C.-H. We, and D. Yu, \"InFO (Wafer Level Integrated Fan-Out) Technology,\" in Proc. of IEEE ECTC, Las Vegas, NV, June 2016, pp. 1--6."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Proc. of ITC","author":"Chen H.","year":"2014","unstructured":"H. Chen, H.-C. Lin, C.-N. Peng, and M.-J. Wang, \"Wafer Level Chip Scale Package Copper Pillar Probing,\" in Proc. of ITC, Seattle, WA, October 2014, pp. 1--6."},{"key":"e_1_3_2_1_5_1","first-page":"T46","volume-title":"VLSI Technol.","author":"Yu D.","year":"2015","unstructured":"D. Yu, \"A New Integration Technology Platform: Integrated Fan-Out Wafer-Level-Packaging for Mobile Applications,\" in Proc. of Symp. VLSI Technol., Kyoto, June 2015, pp. T46--T47."},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"Proc. of DAC","author":"Huang Y.-C.","year":"2016","unstructured":"Y.-C. Huang, B.-Y. Lin, C.-W. Wu, M. Lee, H. Chen, H.-C. Lin, C.-N. Peng, and M.-J. Wang, \"Efficient Probing Schemes for Fine-Pitch Pads of InFO Wafer-Level Chip-Scale Package,\" in Proc. of DAC, Austin, TX, June 2016, pp. 1--6."},{"key":"e_1_3_2_1_7_1","first-page":"752","volume-title":"Proc. of ICCAD","author":"Fang J.-W.","year":"2005","unstructured":"J.-W. Fang, I.-J. Lin, P.-H. Yuh, Y.-W. Chang, and J.-H. Wang, \"A Routing Algorithm for Flip-Chip Design,\" in Proc. of ICCAD, San Jose, CA, November 2005, pp. 752--757."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009151"},{"key":"e_1_3_2_1_9_1","first-page":"336","volume-title":"Proc. of DAC","author":"Fang J.-W.","year":"2009","unstructured":"J.-W. Fang, M. D. F. Wong, and Y.-W. Chang, \"Flip-Chip Routing with Unified Area-I\/O Pad Assignments for Package-Board Co-Design,\" in Proc. of DAC, San Francisco, CA, July 2009, pp. 336--339."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181511"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2169258"},{"key":"e_1_3_2_1_12_1","first-page":"1088","volume-title":"Proc. of DAC","author":"Lee P.-W.","year":"2012","unstructured":"P.-W. Lee, H.-C. Lee, Y.-K. Ho, Y.-W. Chang, C.-F. Chang, I.-J. Lin, and C.-F. Shen, \"Obstacle-Avoiding Free-Assignment Routing for Flip-Chip Designs,\" in Proc. of DAC, San Francisco, CA, June 2012, pp. 1088--1093."},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"Proc. of ICCAD","author":"Lin B.-Q.","year":"2016","unstructured":"B.-Q. Lin, T.-C. Lin, and Y.-W. Chang, \"Redistribution Layer Routing for Integrated Fan-out Wafer-Level Chip-Scale Packages,\" in Proc. of ICCAD, Austin, TX, November 2016, pp. 1--8."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3155069"},{"key":"e_1_3_2_1_15_1","first-page":"1147","volume-title":"Proc. of DAC","author":"Cai Y.-J.","year":"2021","unstructured":"Y.-J. Cai, Y. Hsu, and Y.-W. Chang, \"Simultaneous Pre- and Free-Assignment Routing for Multiple Redistribution Layers with Irregular Vias,\" in Proc. of DAC, San Francisco, CA, December 2021, pp. 1147--1152."},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Proc. of ICCAD","author":"Chen Y.-T.","year":"2022","unstructured":"Y.-T. Chen and Y.-W. Chang, \"Obstacle-Avoiding Multiple Redistribution Layer Routing with Irregular Structures,\" in Proc. of ICCAD, San Diego, CA, October\/November 2022, pp. 1--6."},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Proc. of DAC","author":"Chung M.-H.","year":"2023","unstructured":"M.-H. Chung, J.-W. Chuang, and Y.-W. Chang, \"Any-Angle Routing for Redistribution Layers in 2.5D IC Packages,\" in Proc. of DAC, San Francisco, CA, July 2023, pp. 1--6."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657371","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3657371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657371"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":18,"alternative-id":["10.1145\/3649329.3657371","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3657371","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}