{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:26:24Z","timestamp":1767857184017,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3657373","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["AIG-CIM: A Scalable Chiplet Module with Tri-Gear Heterogeneous Compute-in-Memory for Diffusion Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-7690-5356","authenticated-orcid":false,"given":"Yiqi","family":"Jing","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7676-343X","authenticated-orcid":false,"given":"Meng","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-7697-1414","authenticated-orcid":false,"given":"Jiaqi","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-6353-4624","authenticated-orcid":false,"given":"Yiyang","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2670-524X","authenticated-orcid":false,"given":"Yufei","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"},{"name":"Institute for Artificial Intelligence, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8146-4821","authenticated-orcid":false,"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0599-7762","authenticated-orcid":false,"given":"Tianyu","family":"Jia","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4570-4613","authenticated-orcid":false,"given":"Le","family":"Ye","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"},{"name":"Advanced Institute of Information Technology of Peking University, Hangzhou, Zhejiang, China"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Hierarchical text-conditional image generation with clip latents,\" arXiv preprint arXiv:2204.06125","author":"Ramesh A.","year":"2022","unstructured":"A. Ramesh et al., \"Hierarchical text-conditional image generation with clip latents,\" arXiv preprint arXiv:2204.06125, 2022."},{"key":"e_1_3_2_1_2_1","volume-title":"Improving image generation with better captions,\" arXiv preprint arXiv:2006.11807","author":"Shi Z.","year":"2020","unstructured":"Z. Shi et al., \"Improving image generation with better captions,\" arXiv preprint arXiv:2006.11807, 2020."},{"key":"e_1_3_2_1_3_1","volume-title":"High-resolution image synthesis with latent diffusion models,\" in IEEE Conference on Computer Vision and Pattern Recognition (CVPR)","author":"Rombach R.","year":"2022","unstructured":"R. Rombach et al., \"High-resolution image synthesis with latent diffusion models,\" in IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2022."},{"key":"e_1_3_2_1_4_1","volume-title":"Bias analysis in stable diffusion and midjourney models,\" in International Conference on Intelligent Systems and Machine Learning","author":"Ani\u010din L.","year":"2022","unstructured":"L. Ani\u010din et al., \"Bias analysis in stable diffusion and midjourney models,\" in International Conference on Intelligent Systems and Machine Learning, 2022."},{"key":"e_1_3_2_1_5_1","volume-title":"Instructpix2pix: Learning to follow image editing instructions,\" in IEEE Conference on Computer Vision and Pattern Recognition (CVPR)","author":"Brooks T.","year":"2023","unstructured":"T. Brooks et al., \"Instructpix2pix: Learning to follow image editing instructions,\" in IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2023."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Y.-D. Chih et al. \"16.4 an 89tops\/w and 16.3tops\/mm2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications \" in IEEE International Solid-State Circuits Conference (ISSCC) 2021.","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"A. Guo et al. \"A 28nm 64-kb 31.6-tflops\/w digital-domain floating-point-computing-unit and double-bit 6t-sram computing-in-memory macro for floating-point cnns \" in 2023 IEEE International Solid-State Circuits Conference (ISSCC) pp. 128--130 2023.","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"e_1_3_2_1_8_1","volume-title":"Embed. Comput. Syst.","volume":"20","author":"Krishnan G.","year":"2021","unstructured":"G. Krishnan et al., \"Siam: Chiplet-based scalable in-memory acceleration with mesh for deep neural networks,\" ACM Trans. Embed. Comput. Syst., vol. 20, 2021."},{"key":"e_1_3_2_1_9_1","volume":"201","author":"Chen Y.-H.","unstructured":"Y.-H. Chen et al., \"Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" IEEE Journal of Solid-State Circuits, 2017.","journal-title":"\"Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_10_1","volume-title":"Nov.","author":"Mantovani P.","year":"2020","unstructured":"P. Mantovani et al., \"Agile soc development with open ESP.,\" in IEEE\/ACM International Conference on Computer Aided Design (ICCAD), Nov. 2020."},{"key":"e_1_3_2_1_11_1","first-page":"86","volume-title":"A detailed and flexible cycle-accurate network-on-chip simulator,\" in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Jiang N.","year":"2013","unstructured":"N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator,\" in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86--96, 2013."},{"key":"e_1_3_2_1_12_1","first-page":"14","volume-title":"Simba: Scaling deep-learning inference with multi-chip-module-based architecture,\" in IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Shao Y. S.","year":"2019","unstructured":"Y. S. Shao et al., \"Simba: Scaling deep-learning inference with multi-chip-module-based architecture,\" in IEEE\/ACM International Symposium on Microarchitecture (MICRO), p. 14--27, 2019."},{"key":"e_1_3_2_1_13_1","first-page":"1013","volume-title":"NN-baton: Dnn workload orchestration and chiplet granularity exploration for multichip accelerators,\" in ACM\/IEEE International Symposium on Computer Architecture (ISCA)","author":"Tan Z.","year":"2021","unstructured":"Z. Tan et al., \"NN-baton: Dnn workload orchestration and chiplet granularity exploration for multichip accelerators,\" in ACM\/IEEE International Symposium on Computer Architecture (ISCA), pp. 1013--1026, 2021."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657373","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3657373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657373"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":13,"alternative-id":["10.1145\/3649329.3657373","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3657373","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}