{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T23:50:59Z","timestamp":1773877859296,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["2314591"],"award-info":[{"award-number":["2314591"]}]},{"name":"NSF","award":["2414603"],"award-info":[{"award-number":["2414603"]}]},{"name":"NSF","award":["2349802"],"award-info":[{"award-number":["2349802"]}]},{"name":"NSF","award":["2342726"],"award-info":[{"award-number":["2342726"]}]},{"name":"NSF","award":["2328805"],"award-info":[{"award-number":["2328805"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3657390","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Efficient Memory Integration: MRAM-SRAM Hybrid Accelerator for Sparse On-Device Learning"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6823-2700","authenticated-orcid":false,"given":"Fan","family":"Zhang","sequence":"first","affiliation":[{"name":"Johns Hopkins University, Baltimore, MD, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5620-9385","authenticated-orcid":false,"given":"Amitesh","family":"Sridharan","sequence":"additional","affiliation":[{"name":"Johns Hopkins University, Baltimore, MD, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9259-2052","authenticated-orcid":false,"given":"Wilman","family":"Tsai","sequence":"additional","affiliation":[{"name":"Stanford University, saratoga, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1486-8412","authenticated-orcid":false,"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8420-9554","authenticated-orcid":false,"given":"Shan X.","family":"Wang","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7989-6297","authenticated-orcid":false,"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"Johns Hopkins University, Baltimore, MD, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.3390\/make1010005"},{"key":"e_1_3_2_1_2_1","first-page":"541","volume-title":"2017 HPCA","author":"Song L.","unstructured":"L. Song et al. Pipelayer: A pipelined reram-based accelerator for deep learning. In 2017 HPCA, pp. 541--552."},{"key":"e_1_3_2_1_3_1","volume-title":"Mitigate parasitic resistance in resistive crossbar-based convolutional neural networks. J. Emerg. Technol. Comput. Syst., 16(3), may","author":"Zhang F.","year":"2020","unstructured":"F. Zhang et al. Mitigate parasitic resistance in resistive crossbar-based convolutional neural networks. J. Emerg. Technol. Comput. Syst., 16(3), may 2020."},{"key":"e_1_3_2_1_4_1","first-page":"271","volume-title":"DAC '22","author":"Zhang F.","unstructured":"F. Zhang et al. Xma: A crossbar-aware multi-task adaption framework via shift-based mask learning method. DAC '22, pp. 271--276, New York, NY, USA."},{"key":"e_1_3_2_1_5_1","first-page":"533","volume-title":"2018 ISVLSI","author":"He Z.","unstructured":"Z. He et al. Accelerating low bit-width deep convolution neural network in mram. In 2018 ISVLSI, pp. 533--538."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907886"},{"key":"e_1_3_2_1_7_1","first-page":"1","article-title":"An 8b-precision 8-mb stt-mram near-memory-compute macro using weight-feature and input-sparsity aware schemes for energy-efficient edge ai devices","author":"You D.-Q.","year":"2023","unstructured":"D.-Q. You et al. An 8b-precision 8-mb stt-mram near-memory-compute macro using weight-feature and input-sparsity aware schemes for energy-efficient edge ai devices. IEEE Journal of Solid-State Circuits, pp. 1--12, 2023.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2937517"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3112182"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712508"},{"key":"e_1_3_2_1_12_1","first-page":"3","article-title":"Xma2: A crossbar-aware multi-task adaption framework via 2-tier masks","author":"Zhang F.","year":"2022","unstructured":"F. Zhang et al. Xma2: A crossbar-aware multi-task adaption framework via 2-tier masks. Frontiers in Electronics, 3, 2022.","journal-title":"Frontiers in Electronics"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247829"},{"key":"e_1_3_2_1_14_1","first-page":"132","volume-title":"2023 ISSCC","author":"Mori H.","year":"2023","unstructured":"H. Mori et al. A 4nm 6163-tops\/w\/b 4790 - TOPS\/mm2\/b sram based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous mac and weight update. In 2023 ISSCC, pp. 132--134, 2023."},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"2022 ISSCC","volume":"65","author":"Fujiwara H.","year":"2022","unstructured":"H. Fujiwara et al. A 5-nm 254-tops\/w 221-tops\/mm2 fully-digital computing-inmemory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous mac and write operations. In 2022 ISSCC, volume 65, pp. 1--3, 2022."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067360"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3000218"},{"issue":"11","key":"e_1_3_2_1_18_1","first-page":"4241","article-title":"Hybrid rram\/sram in-memory computing for robust dnn acceleration","volume":"41","author":"Krishnan G.","year":"2022","unstructured":"G. Krishnan et al. Hybrid rram\/sram in-memory computing for robust dnn acceleration. IEEE TCAD, 41(11):4241--4252, 2022.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_19_1","volume-title":"M. Ranzato et al.","author":"Pool J.","year":"2021","unstructured":"J. Pool et al. Channel permutations for n:m sparsity. In M. Ranzato et al., editors, Advances in Neural Information Processing Systems, volume 34, 2021."},{"key":"e_1_3_2_1_20_1","volume-title":"Accelerating sparse deep neural networks","author":"Mishra A.","year":"2021","unstructured":"A. Mishra et al. Accelerating sparse deep neural networks, 2021."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52688.2022.01196"},{"key":"e_1_3_2_1_24_1","volume-title":"Indian Conference on Computer Vision, Graphics Image Processing.","author":"Nilsback M.-E.","unstructured":"M.-E. Nilsback et al. Automated flower classification over a large number of classes. In Indian Conference on Computer Vision, Graphics Image Processing."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10599-4_29"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2012.6248092"},{"key":"e_1_3_2_1_27_1","unstructured":"S. Angizi et al. Pima-sim 1.0: A simple & flexible processing-in-memory support for nvsim. https:\/\/github.com\/ASU-ESIC-FAN-Lab\/PIMA-SIM."},{"issue":"7","key":"e_1_3_2_1_28_1","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"Dong X.","year":"2012","unstructured":"X. Dong et al. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE TCAD, 31(7):994--1007, 2012.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"Y. D. Chih et al. An 89tops\/w and 16.3tops\/mm2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications. 2021 ISSCC 64:252--254.","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"e_1_3_2_1_30_1","first-page":"1","volume-title":"2023 IEEE ISCAS","author":"Lu L.","year":"2023","unstructured":"L. Lu et al. A 129.83 tops\/w area efficient digital sot\/stt mram-based computingin-memory for advanced edge ai chips. In 2023 IEEE ISCAS, pp. 1--5, 2023."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657390","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3657390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3657390"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":30,"alternative-id":["10.1145\/3649329.3657390","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3657390","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}