{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:28:04Z","timestamp":1766068084215,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3658240","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["zeroTT: A Two-Step State Transition Avoidance Scheme for MLC STT-RAM"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4331-2622","authenticated-orcid":false,"given":"Dong","family":"Yin","sequence":"first","affiliation":[{"name":"Hunan University, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2392-0267","authenticated-orcid":false,"given":"Huizhang","family":"Luo","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7411-8923","authenticated-orcid":false,"given":"Jeff","family":"Zhang","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1049-6244","authenticated-orcid":false,"given":"Mingxing","family":"Duan","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2681-7898","authenticated-orcid":false,"given":"Wangdong","family":"Yang","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9081-8153","authenticated-orcid":false,"given":"Zhuo","family":"Tang","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2635-7716","authenticated-orcid":false,"given":"Kenli","family":"Li","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, Hunan Province, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"issue":"4","key":"e_1_3_2_1_1_1","first-page":"1593","article-title":"Low-energy write operation for 1t-1mtj stt-ram bitcells with negative bitline technique","volume":"24","author":"Farkhani Hooman","year":"2016","unstructured":"Hooman Farkhani and Ali Peiravi. Low-energy write operation for 1t-1mtj stt-ram bitcells with negative bitline technique. VLSI, 24(4):1593--1597, 2016.","journal-title":"VLSI"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"DAC '16","author":"Chen Xunchao","year":"2016","unstructured":"Xunchao Chen, Navid Khoshavi, Jian Zhou, Dan Huang, Ronald F DeMara, Jun Wang, Wujie Wen, and Yiran Chen. Aos: Adaptive overwrite scheme for energy-efficient mlc stt-ram cache. In DAC '16, pages 170:1--170:6, 2016."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898106"},{"issue":"9","key":"e_1_3_2_1_4_1","first-page":"1498","article-title":"Two-step elimination for mlc stt-ram last-level cache","volume":"70","author":"Hsieh Jen-Wei","year":"2020","unstructured":"Jen-Wei Hsieh, Yi-Yu Liu, Hung-Tse Lee, and Tai Chang. Tse: Two-step elimination for mlc stt-ram last-level cache. TC, 70(9):1498--1510, 2020.","journal-title":"TC"},{"issue":"8","key":"e_1_3_2_1_5_1","first-page":"2753","article-title":"A two-step transition reduction scheme for mlc stt-ram cache","volume":"41","author":"Hsieh Jen-Wei","year":"2021","unstructured":"Jen-Wei Hsieh, Yueh-Ting Hou, and Tai-Chieh Chang. Alternative encoding: A two-step transition reduction scheme for mlc stt-ram cache. TCAD, 41(8):2753--2757, 2021.","journal-title":"TCAD"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2017.0089"},{"key":"e_1_3_2_1_7_1","first-page":"581","volume-title":"ICCD '17","author":"Xu Jie","year":"2017","unstructured":"Jie Xu, Dan Feng, Wei Tong, and Jingning Liu. Encoding separately: An energy-efficient write scheme for mlc stt-ram. In ICCD '17, pages 581--584. IEEE, 2017."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-SmartCity-DSS.2016.0083"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3049617"},{"key":"e_1_3_2_1_10_1","volume-title":"Spec cpu2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 34(4):1--17","author":"Henning John L","year":"2006","unstructured":"John L Henning. Spec cpu2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 34(4):1--17, 2006."},{"key":"e_1_3_2_1_11_1","first-page":"83","volume-title":"ICCD '14","author":"Hong Seokin","year":"2014","unstructured":"Seokin Hong, Jongmin Lee, and Soontae Kim. Ternary cache: Three-valued mlc stt-ram caches. In ICCD '14, pages 83--89. IEEE, 2014."},{"key":"e_1_3_2_1_12_1","volume-title":"Dfstt-mram: Dual functional stt-mram cell structure for reliability enhancement and 3-d mlc functionality","author":"Kang Wang","year":"2014","unstructured":"Wang Kang, Weisheng Zhao, Zhaohao Wang, Yue Zhang, Jaques-Olivier Klein, Claude Chappert, Youguang Zhang, and Dafin\u00e9 Ravelosona. Dfstt-mram: Dual functional stt-mram cell structure for reliability enhancement and 3-d mlc functionality. IEEE transactions on magnetics, 50(6):1--7, 2014."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593220"},{"issue":"1","key":"e_1_3_2_1_14_1","first-page":"122","article-title":"A low-latency and high-endurance mlc stt-mram-based cache system","volume":"42","author":"Zhao Wei","year":"2022","unstructured":"Wei Zhao, Jie Xu, Xueliang Wei, Bing Wu, Chengning Wang, Weilin Zhu, Wei Tong, Dan Feng, and Jingning Liu. A low-latency and high-endurance mlc stt-mram-based cache system. TCAD, 42(1):122--135, 2022.","journal-title":"TCAD"},{"key":"e_1_3_2_1_15_1","volume-title":"The gem5 simulator. ACM SIGARCH computer architecture news, 39(2):1--7","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, et al. The gem5 simulator. ACM SIGARCH computer architecture news, 39(2):1--7, 2011."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658240","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3658240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658240"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":15,"alternative-id":["10.1145\/3649329.3658240","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3658240","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}