{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T20:19:12Z","timestamp":1781295552803,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2328805"],"award-info":[{"award-number":["2328805"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3658472","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Improving the Efficiency of In-Memory-Computing Macro with a Hybrid Analog-Digital Computing Mode for Lossless Neural Network Inference"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-2787-9464","authenticated-orcid":false,"given":"Qilin","family":"Zheng","sequence":"first","affiliation":[{"name":"Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1230-7953","authenticated-orcid":false,"given":"Ziru","family":"Li","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6690-4516","authenticated-orcid":false,"given":"Jonathan","family":"Ku","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0212-6704","authenticated-orcid":false,"given":"Yitu","family":"Wang","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2032-0960","authenticated-orcid":false,"given":"Brady","family":"Taylor","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7989-6297","authenticated-orcid":false,"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"Johns Hopkins University, Baltimore, MD, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1486-8412","authenticated-orcid":false,"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"DAC","author":"Qilin","year":"2020","unstructured":"Qilin Zheng et al. Lattice: an adc\/dac-less reram-based processing-in-memory architecture for accelerating deep convolution neural networks. In DAC, 2020."},{"key":"e_1_3_2_1_2_1","volume-title":"ICCAD","author":"Qilin","year":"2020","unstructured":"Qilin Zheng et al. Mobilattice: A depth-wise dcnn accelerator with hybrid digital\/analog nonvolatile processing-in-memory block. In ICCAD, 2020."},{"key":"e_1_3_2_1_3_1","volume-title":"ISSCC","author":"Bonan","year":"2022","unstructured":"Bonan Yan et al. A 1.041-mb\/mm 2 27.38-tops\/w signed-int8 dynamic-logic-based adc-less sram compute-in-memory macro in 28nm with reconfigurable bitwise operation for ai and embedded applications. In ISSCC, 2022."},{"key":"e_1_3_2_1_4_1","volume-title":"ISSCC","author":"Kodai","year":"2022","unstructured":"Kodai Ueyoshi et al. Diana: A n end-to-end energy-efficient digital and analog hybrid neural network soc. In ISSCC, 2022."},{"key":"e_1_3_2_1_5_1","volume-title":"JSSC","author":"Pouya","year":"2022","unstructured":"Pouya Houshmand et al. Diana: An end-to-end hybrid digital and analog neural network soc for the edge. JSSC, 2022."},{"key":"e_1_3_2_1_6_1","volume-title":"DAC","author":"Ziru","year":"2022","unstructured":"Ziru Li et al. Asters: adaptable threshold spike-timing neuromorphic design with twin-column reram synapses. In DAC, 2022."},{"key":"e_1_3_2_1_7_1","volume-title":"EDL","author":"Qilin","year":"2019","unstructured":"Qilin Zheng et al. Artificial neural network based on doped hfo 2 ferroelectric capacitors with multilevel characteristics. EDL, 2019."},{"key":"e_1_3_2_1_8_1","volume-title":"TED","author":"Zongwei","year":"2020","unstructured":"Zongwei Wang et al. Self-activation neural network based on self-selective memory device with rectified multilevel states. TED, 2020."},{"key":"e_1_3_2_1_9_1","first-page":"152","volume":"9","author":"Richard Linderman","year":"2015","unstructured":"Richard Linderman et al. Apparatus for performing matrix vector multiplication approximation using crossbar arrays of resistive memory devices, 2015. US Patent 9,152,827.","journal-title":"US Patent"},{"key":"e_1_3_2_1_10_1","volume-title":"JSSC","author":"Xin","year":"2019","unstructured":"Xin Si et al. A twin-8t sram computation-in-memory unit-macro for multibit cnn-based ai edge processors. JSSC, 2019."},{"key":"e_1_3_2_1_11_1","volume-title":"JSSC","author":"Avishek","year":"2018","unstructured":"Avishek Biswas et al. Conv-sram: An energy-efficient sram with in-memory dot-product computation for low-power convolutional neural networks. JSSC, 2018."},{"key":"e_1_3_2_1_12_1","volume-title":"JSSC","author":"Yen-Cheng","year":"2020","unstructured":"Yen-Cheng Chiu et al. A 4-kb 1-to-8-bit configurable 6t sram-based computation-in-memory unit-macro for cnn-based ai edge processors. JSSC, 2020."},{"key":"e_1_3_2_1_13_1","volume-title":"ISSCC","author":"Xin","year":"2020","unstructured":"Xin Si et al. 15.5 a 28nm 64kb 6t sram computing-in-memory macro with 8b mac operation for ai edge chips. In ISSCC, 2020."},{"key":"e_1_3_2_1_14_1","volume-title":"ISSCC","author":"Win-San","year":"2018","unstructured":"Win-San Khwa et al. A 65nm 4kb algorithm-dependent computing-in-memory sram unit-macro with 2.3 ns and 55.8 tops\/w fully parallel product-sum operation for binary dnn edge processors. In ISSCC, 2018."},{"key":"e_1_3_2_1_15_1","volume-title":"CICC","author":"Edward","year":"2022","unstructured":"Edward Choi et al. A 133.6 tops\/w compute-in-memory sram macro with fully parallel one-step multi-bit computation. In CICC, 2022."},{"key":"e_1_3_2_1_16_1","volume-title":"ASP-DAC","author":"Xiaoxuan","year":"2023","unstructured":"Xiaoxuan Yang et al. Improving the robustness and efficiency of pim-based architecture by sw\/hw co-design. In ASP-DAC, 2023."},{"key":"e_1_3_2_1_17_1","volume-title":"ISCAS","author":"Qilin","year":"2019","unstructured":"Qilin Zheng et al. Enhance the robustness to time dependent variability of reram-based neuromorphic computing systems with regularization and 2r synapse. In ISCAS, 2019."},{"key":"e_1_3_2_1_18_1","volume-title":"VLSI","author":"Jinseok","year":"2021","unstructured":"Jinseok Lee et al. Fully row\/column-parallel in-memory computing sram macro employing capacitor-based mixed-signal computation with 5-b inputs. In VLSI, 2021."},{"key":"e_1_3_2_1_19_1","volume-title":"ISSCC","author":"Yu-Der","year":"2021","unstructured":"Yu-Der Chih et al. 16.4 an 89tops\/w and 16.3 tops\/mm 2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications. In ISSCC, 2021."},{"key":"e_1_3_2_1_20_1","volume-title":"VLSI","author":"Chia-Fu","year":"2022","unstructured":"Chia-Fu Lee et al. A 12nm 121-tops\/w 41.6-tops\/mm2 all digital full precision sram-based compute-in-memory with configurable bit-width for ai edge applications. In VLSI, 2022."},{"key":"e_1_3_2_1_21_1","volume-title":"DAC","author":"Qilin","year":"2023","unstructured":"Qilin Zheng et al. Accelerating sparse attention with a reconfigurable non-volatile processing-in-memory architecture. In DAC, 2023."},{"key":"e_1_3_2_1_22_1","volume-title":"JSSC","author":"Xin","year":"2021","unstructured":"Xin Si et al. A local computing cell and 6t sram-based computing-in-memory macro with 8-b mac operation for edge ai chips. JSSC, 2021."},{"key":"e_1_3_2_1_23_1","volume-title":"TCAD","author":"Qilin","year":"2022","unstructured":"Qilin Zheng et al. Pimulator-nn: An event-driven, cross-level simulation framework for processing-in-memory-based neural network accelerators. TCAD, 2022."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658472","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3658472","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3658472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658472"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":23,"alternative-id":["10.1145\/3649329.3658472","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3658472","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}