{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:24:29Z","timestamp":1765355069654,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["502388442","502196634","441857533"],"award-info":[{"award-number":["502388442","502196634","441857533"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3658485","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["SHERLOCK: Scheduling Efficient and Reliable Bulk Bitwise Operations in NVMs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1780-6217","authenticated-orcid":false,"given":"Hamid","family":"Farzaneh","sequence":"first","affiliation":[{"name":"Technische Universitat Dresden, Dresden, Saxony, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9295-3519","authenticated-orcid":false,"given":"Joao Paulo","family":"De Lima","sequence":"additional","affiliation":[{"name":"Technische Universitat Dresden, Dresden, Saxony, Germany"},{"name":"ScaDS.AI, Dresden, Saxony, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9394-2627","authenticated-orcid":false,"given":"Ali","family":"Nezhadi Khelejani","sequence":"additional","affiliation":[{"name":"Karlsruhe institute of technology (KIT), karlsruhe, Baden-Wuerttemberg, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5130-9855","authenticated-orcid":false,"given":"Asif Ali","family":"Khan","sequence":"additional","affiliation":[{"name":"TU Dresden, Dresden, Saxony, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6084-9810","authenticated-orcid":false,"given":"Mahta","family":"Mayahinia","sequence":"additional","affiliation":[{"name":"Karlsruhe institute of technology (KIT), karlsruhe, Baden-Wuerttemberg, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8829-5610","authenticated-orcid":false,"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Karlsruhe, Baden-Wuerttemberg, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5007-445X","authenticated-orcid":false,"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[{"name":"TU Dresden, Dresden, Saxony, Germany"},{"name":"Barkhausen Institut, Dresden, Saxony, Germany"},{"name":"ScaDS.AI, Dresden, Saxony, Germany"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/3123939.3124544"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/3173162.3173177"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/3466752.3480078"},{"key":"e_1_3_2_1_4_1","author":"Perach B.","year":"2023","unstructured":"B. Perach, R. Ronen, B. Kimelfeld, and S. Kvatinsky. Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics. IEEE Transactions on Emerging Topics in Computing, 2023.","journal-title":"Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics. IEEE Transactions on Emerging Topics in Computing"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/MM.2018.2890033"},{"key":"e_1_3_2_1_6_1","volume-title":"ISVLSI","author":"Xie L.","year":"2017","unstructured":"L. Xie, H. Du Nguyen, J. Yu, et al. Scouting Logic: A Novel Memristor-Based Logic Design for Resistive Computing. In ISVLSI, 2017."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/ITC50571.2021.00036"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/2540708.2540725"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/2897937.2898064"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/3466752.3480071"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/2463676.2465322"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/344588.344618"},{"key":"e_1_3_2_1_13_1","volume-title":"TCAD","author":"Dong X.","year":"2012","unstructured":"X. Dong, C. Xu, Y. Xie, and N. P. Jouppi. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory. TCAD, 2012."},{"key":"e_1_3_2_1_14_1","volume-title":"DATE","author":"Bernard-Granger F.","year":"2015","unstructured":"F. Bernard-Granger, B. Dieny, R. Fascio, and K. Jabeur. SPITT: A magnetic tunnel junction SPICE compact model for STT-MRAM. In DATE, 2015."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TCSI.2020.3018502"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/TED.2020.3018096"},{"key":"e_1_3_2_1_17_1","author":"Binkert N.","year":"2011","unstructured":"N. Binkert, B. Beckmann, G. Black, et al. The Gem5 Simulator. SIGARCH Comput. Archit. News, 2011.","journal-title":"Comput. Archit. News"},{"key":"e_1_3_2_1_18_1","volume-title":"Novel Bit-Sliced Near-Memory Computing Based VLSI Architecture for Fast Sobel Edge Detection in IoT Edge Devices. In iSES","author":"Joshi R.","year":"2020","unstructured":"R. Joshi, M. A. Zaman, and S. Katkoori. Novel Bit-Sliced Near-Memory Computing Based VLSI Architecture for Fast Sobel Edge Detection in IoT Edge Devices. In iSES, 2020."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/3178433.3178437"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '24","name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658485","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3658485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658485"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":19,"alternative-id":["10.1145\/3649329.3658485","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3658485","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}