{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T08:58:09Z","timestamp":1773997089233,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Federal Ministry of Education and Research, Germany","award":["01IW22002"],"award-info":[{"award-number":["01IW22002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3658496","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Efficient Equivalence Checking of Nonlinear Analog Circuits using Gradient Ascent"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3334-362X","authenticated-orcid":false,"given":"Kemal \u00c7a\u011flar","family":"Co\u015fkun","sequence":"first","affiliation":[{"name":"Institute of Computer Science, University of Bremen, Bremen, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3586-8590","authenticated-orcid":false,"given":"Muhammad","family":"Hassan","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen, Bremen, Bremen, Germany"},{"name":"Cyber-Physical Systems, DFKI, Bremen, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4189-5360","authenticated-orcid":false,"given":"Lars","family":"Hedrich","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Frankfurt\/Main, Frankfurt, Hessen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9872-1740","authenticated-orcid":false,"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen, Bremen, Bremen, Germany"},{"name":"Cyber-Physical Systems, DFKI, Bremen, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"Antara Ain Sayandeep Sanyal and Pallab Dasgupta. 2017. A Framework for Automated Feature Based Mixed-Signal Equivalence Checking. In VLSI Design and Test (VDAT). Roorkee 779--791. 10.1007\/978-981-10-7470-7_73","DOI":"10.1007\/978-981-10-7470-7_73"},{"key":"e_1_3_2_1_2_1","volume-title":"Analog Extensions to Verilog HDL, Version 1.0. Open Verilog International (Aug.","author":"Aisola Ramana","year":"1996","unstructured":"Ramana Aisola, Kevin Cameron, Dan FitzPatrick, Vassilios Gerousis, Ian Getreu, and others. 1996. Verilog-A Language Reference Manual, Analog Extensions to Verilog HDL, Version 1.0. Open Verilog International (Aug. 1996)."},{"key":"e_1_3_2_1_3_1","volume-title":"SystemC AMS Extensions: Solving the Need for Speed. DAC Knowledge center (May","author":"Barnasconi Martin","year":"2010","unstructured":"Martin Barnasconi. 2010. SystemC AMS Extensions: Solving the Need for Speed. DAC Knowledge center (May 2010)."},{"key":"e_1_3_2_1_4_1","volume-title":"SystemC AMS extensions user's guide. Accellera Systems Initiative","author":"Barnasconi Martin","year":"2010","unstructured":"Martin Barnasconi, C Grimm, M Damm, K Einwich, MM Lou\u00ebrat, T Maehne, F Pecheux, and A Vachoux. 2010. SystemC AMS extensions user's guide. Accellera Systems Initiative (2010)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"Kemal \u00c7a\u011flar Co\u015fkun Muhammad Hassan and Rolf Drechsler. 2022. Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters. In DDECS. Prague Czech Republic 160--165. 10.1109\/DDECS54261.2022.9770142","DOI":"10.1109\/DDECS54261.2022.9770142"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.3390\/chips1010006"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137179"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"R. Drechsler (Ed.). 2004. Advanced Formal Verification. Springer New York.","DOI":"10.1007\/b105236"},{"key":"e_1_3_2_1_9_1","volume-title":"Formal System Verification","author":"Drechsler Rolf","unstructured":"Rolf Drechsler. 2018. Formal System Verification. Springer."},{"key":"e_1_3_2_1_10_1","volume-title":"Advanced Formal Verification","author":"Hartong Walter","unstructured":"Walter Hartong, Ralf Klausen, and Lars Hedrich. 2004. Formal Verification for Nonlinear Analog Systems: Approaches to Model and Equivalence Checking. In Advanced Formal Verification. Springer, New York, 205--245."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480002"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-48089-1_8"},{"key":"e_1_3_2_1_13_1","first-page":"6","article-title":"The Modified Nodal Approach to Network Analysis","volume":"22","author":"Ho Chung-Wen","year":"1975","unstructured":"Chung-Wen Ho, A. Ruehli, and P. Brennan. 1975. The Modified Nodal Approach to Network Analysis. IEEE TCAS-I 22, 6 (June 1975), 504--509.","journal-title":"IEEE TCAS-I"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1149\/2.0241606jss"},{"key":"e_1_3_2_1_15_1","volume-title":"Equivalence checking of digital circuits: fundamentals, principles, methods","author":"Molitor Paul","unstructured":"Paul Molitor and Janett Mohnke. 2007. Equivalence checking of digital circuits: fundamentals, principles, methods. Springer Science & Business Media."},{"key":"e_1_3_2_1_16_1","volume-title":"SPICE-simulation program with integrated circuit emphasis. Electronics Research Lab","author":"Nagel Laurence William","year":"1973","unstructured":"Laurence William Nagel. 1973. SPICE-simulation program with integrated circuit emphasis. Electronics Research Lab., Univ. of California, Berkeley (1973)."},{"key":"e_1_3_2_1_17_1","volume-title":"An Analog Behavioral Equivalence Checking Methodology for Simulink Models and Circuit Level Designs","author":"Saglamdemir Muharrem Orkun","unstructured":"Muharrem Orkun Saglamdemir, Gunhan Dundar, and Alper Sen. 2015. An Analog Behavioral Equivalence Checking Methodology for Simulink Models and Circuit Level Designs. In SMACD. IEEE, Istanbul."},{"key":"e_1_3_2_1_18_1","volume-title":"On Behavioral Model Equivalence Checking for Large Analog\/Mixed Signal Systems","author":"Singh Amandeep","unstructured":"Amandeep Singh and Peng Li. 2010. On Behavioral Model Equivalence Checking for Large Analog\/Mixed Signal Systems. In ICCAD. IEEE, 55--61."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-009-0086-9"},{"key":"e_1_3_2_1_20_1","volume-title":"Equivalence Checking Methods for Analog Circuits Using Continuous Reachable Sets","author":"Tarraf Ahmad","unstructured":"Ahmad Tarraf, Lars Hedrich, Niklas Kochdumper, Malgorzata Rechmal-Lesse, and Markus Olbrich. 2020. Equivalence Checking Methods for Analog Circuits Using Continuous Reachable Sets. In ISVLSI. IEEE, 7--12."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.05.013"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658496","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3658496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658496"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":21,"alternative-id":["10.1145\/3649329.3658496","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3658496","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}