{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T11:22:19Z","timestamp":1775042539567,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3661850","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["PVTSizing: A TuRBO-RL-Based Batch-Sampling Optimization Framework for PVT-Robust Analog Circuit Synthesis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-7399-8176","authenticated-orcid":false,"given":"Zichen","family":"Kong","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2181-9042","authenticated-orcid":false,"given":"Xiyuan","family":"Tang","sequence":"additional","affiliation":[{"name":"Institute for Artificial Intelligence, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9106-1092","authenticated-orcid":false,"given":"Wei","family":"Shi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0815-6544","authenticated-orcid":false,"given":"Yiheng","family":"Du","sequence":"additional","affiliation":[{"name":"Yuanpei College, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4951-4286","authenticated-orcid":false,"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Effective Gain Analysis and Statistic Based Calibration for Ring Amplifier With Robustness to PVT Variation,\" TCAS-II","author":"Lan J.","year":"2022","unstructured":"J. Lan et al., \"Effective Gain Analysis and Statistic Based Calibration for Ring Amplifier With Robustness to PVT Variation,\" TCAS-II, 2022."},{"key":"e_1_3_2_1_2_1","volume-title":"DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks,\" DAC","author":"Budak A. F.","year":"2021","unstructured":"A. F. Budak, et al., \"DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks,\" DAC, 2021."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567880"},{"key":"e_1_3_2_1_4_1","volume-title":"Trust-Region Method with Deep Reinforcement Learning in Analog Design Space Exploration,\" DAC","author":"Yang K.-E.","year":"2021","unstructured":"K.-E. Yang et al., \"Trust-Region Method with Deep Reinforcement Learning in Analog Design Space Exploration,\" DAC, 2021."},{"key":"e_1_3_2_1_5_1","volume-title":"GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning,\" DAC","author":"Wang H.","year":"2020","unstructured":"H. Wang et al., \"GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning,\" DAC, 2020."},{"key":"e_1_3_2_1_6_1","volume-title":"RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL,\" MLCAD","author":"Shi W.","year":"2022","unstructured":"W. Shi, et al., \"RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL,\" MLCAD, 2022."},{"key":"e_1_3_2_1_7_1","volume-title":"An Efficient Batch-Constrained Bayesian Optimization Approach for Analog Circuit Synthesis via Multiobjective Acquisition Ensemble,\" TCAD","author":"Zhang S.","year":"2022","unstructured":"S. Zhang, F. Yang, C. Yan, D. Zhou, and X. Zeng, \"An Efficient Batch-Constrained Bayesian Optimization Approach for Analog Circuit Synthesis via Multiobjective Acquisition Ensemble,\" TCAD, 2022."},{"key":"e_1_3_2_1_8_1","volume-title":"LoCoMOBO: A Local Constrained Multiobjective Bayesian Optimization for Analog Circuit Sizing,\" TCAD","author":"Touloupas K.","year":"2022","unstructured":"K. Touloupas and P. P. Sotiriadis, \"LoCoMOBO: A Local Constrained Multiobjective Bayesian Optimization for Analog Circuit Sizing,\" TCAD, 2022."},{"key":"e_1_3_2_1_9_1","volume-title":"Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization,\" DATE","author":"Liu M.","year":"2021","unstructured":"M. Liu, et al., \"Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization,\" DATE, 2021."},{"key":"e_1_3_2_1_10_1","volume-title":"An Efficient Bayesian Optimization Approach for Analog Circuit Synthesis via Sparse Gaussian Process Modeling,\" DATE","author":"He B.","year":"2020","unstructured":"B. He, S. Zhang, F. Yang, C. Yan, D. Zhou, and X. Zeng, \"An Efficient Bayesian Optimization Approach for Analog Circuit Synthesis via Sparse Gaussian Process Modeling,\" DATE, 2020."},{"key":"e_1_3_2_1_11_1","volume-title":"Smart-MSP: A Self-Adaptive Multiple Starting Point Optimization Approach for Analog Circuit Synthesis,\" TCAD","author":"Yang Y.","year":"2018","unstructured":"Y. Yang et al., \"Smart-MSP: A Self-Adaptive Multiple Starting Point Optimization Approach for Analog Circuit Synthesis,\" TCAD, 2018."},{"key":"e_1_3_2_1_12_1","volume-title":"Cadence Design Systems","year":"2020","unstructured":"Virtuoso Analog Design Environment User Guide, Cadence Design Systems, Inc., San Jose, CA, USA, 2020."},{"key":"e_1_3_2_1_13_1","volume-title":"Scalable global optimization via local Bayesian optimization.\" NeurIPS","author":"Eriksson D.","year":"2019","unstructured":"D. Eriksson, et al., \"Scalable global optimization via local Bayesian optimization.\" NeurIPS, 2019."},{"key":"e_1_3_2_1_14_1","volume-title":"Some methods for classification and analysis of multivariate observations,\" in Proceedings of the fifth Berkeley symposium on mathematical statistics and probability","author":"MacQueen J.","year":"1967","unstructured":"J. MacQueen et al., \"Some methods for classification and analysis of multivariate observations,\" in Proceedings of the fifth Berkeley symposium on mathematical statistics and probability, Vol. 1. Oakland, CA, USA, 281--297, 1967."},{"key":"e_1_3_2_1_15_1","volume-title":"Actor-critic algorithms,\" NeurIPS","author":"Konda V.","year":"1999","unstructured":"V. Konda and J. Tsitsiklis, \"Actor-critic algorithms,\" NeurIPS, 1999."},{"key":"e_1_3_2_1_16_1","volume-title":"Gradient surgery for multi-task learning,\" NeurIPS","author":"Yu T.","year":"2020","unstructured":"T. Yu, et al., \"Gradient surgery for multi-task learning,\" NeurIPS, 2020."},{"key":"e_1_3_2_1_17_1","unstructured":"B. Razavi \"The StrongARM latch [a circuit for all seasons] \" IEEE Solid-State Circuits Magazine 2015."},{"key":"e_1_3_2_1_18_1","volume-title":"An energy-efficient comparator with dynamic floating inverter amplifier,\" JSSC","author":"Tang X.","year":"2020","unstructured":"X. Tang, et al., \"An energy-efficient comparator with dynamic floating inverter amplifier,\" JSSC, 2020."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3661850","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3661850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3661850"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":18,"alternative-id":["10.1145\/3649329.3661850","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3661850","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}