{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:14Z","timestamp":1750309514863,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"JSPS KAKENHI","award":["JP23H03365"],"award-info":[{"award-number":["JP23H03365"]}]},{"name":"JST FOREST","award":["JPMJFR226W"],"award-info":[{"award-number":["JPMJFR226W"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3663503","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Late Breaking Result: AQFP-aware Binary Neural Network Architecture Search"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6644-4761","authenticated-orcid":false,"given":"Zhengang","family":"Li","sequence":"first","affiliation":[{"name":"Northeastern University, Boston, MA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4965-7321","authenticated-orcid":false,"given":"Xuan","family":"Shen","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9844-992X","authenticated-orcid":false,"given":"Geng","family":"Yuan","sequence":"additional","affiliation":[{"name":"University of Georgia, Athens, GA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1916-901X","authenticated-orcid":false,"given":"Masoud","family":"Zabihi","sequence":"additional","affiliation":[{"name":"Notheastern University, Boston, MA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2644-5270","authenticated-orcid":false,"given":"Tomoharu","family":"Yamauchi","sequence":"additional","affiliation":[{"name":"Tokyo City University, Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3024-7990","authenticated-orcid":false,"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2208-0262","authenticated-orcid":false,"given":"Olivia","family":"Chen","sequence":"additional","affiliation":[{"name":"Tokyo City University, Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. https:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Emerson S. Fang. 1989. A Josephson integrated circuit simulator (JSIM) for superconductive electronics application."},{"key":"e_1_3_2_1_3_1","volume-title":"JBNN: A Hardware Design for Binarized Neural Networks Using Single-Flux-Quantum Circuits","author":"Fu Rongliang","year":"2022","unstructured":"Rongliang Fu. 2022. JBNN: A Hardware Design for Binarized Neural Networks Using Single-Flux-Quantum Circuits. IEEE Trans. Comput. (2022)."},{"key":"e_1_3_2_1_4_1","unstructured":"Hyungjun Kim et al. 2019. In-memory batch-normalization for resistive memory based binary neural network hardware."},{"key":"e_1_3_2_1_5_1","unstructured":"Zhengang Li et al. 2023. SupeRBNN: Randomized Binary Neural Network Using Adiabatic Superconductor Josephson Devices. arXiv:2309.12212 (2023)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"K. Loe and E. Goto. 1985. Analysis of flux input and output Josephson pair device. IEEE Transactions on Magnetics (1985).","DOI":"10.1109\/TMAG.1985.1063734"},{"key":"e_1_3_2_1_7_1","volume-title":"Reliability evaluation of Nb 10 kA\/cm2 fabrication process for large-scale SFQ circuits. Physica C","author":"Nagasawa S.","year":"2005","unstructured":"S. Nagasawa. 2005. Reliability evaluation of Nb 10 kA\/cm2 fabrication process for large-scale SFQ circuits. Physica C (2005)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Mark Sandler et al. 2018. Mobilenetv2: Inverted residuals and linear bottlenecks. In CVPR.","DOI":"10.1109\/CVPR.2018.00474"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Xuan Shen et al. 2023. DeepMAD: Mathematical Architecture Design for Deep Convolutional Neural Network. In CVPR.","DOI":"10.1109\/CVPR52729.2023.00597"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Naoki Takeuchi et al. 2013. An adiabatic quantum flux parametron as an ultra-low-power logic device. (2013).","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"key":"e_1_3_2_1_11_1","volume-title":"Efficientnet: Rethinking model scaling for convolutional neural networks. In ICML.","author":"Tan Mingxing","year":"2019","unstructured":"Mingxing Tan and Quoc Le. 2019. Efficientnet: Rethinking model scaling for convolutional neural networks. In ICML."},{"key":"e_1_3_2_1_12_1","volume-title":"Design and Implementation of Energy-Efficient Binary Neural Networks Using Adiabatic Quantum-Flux-Parametron Logic. TAS","author":"Tomoharu Y.","year":"2023","unstructured":"Tomoharu Y. 2023. Design and Implementation of Energy-Efficient Binary Neural Networks Using Adiabatic Quantum-Flux-Parametron Logic. TAS (2023)."}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3663503","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3663503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:01Z","timestamp":1750295881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3663503"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":12,"alternative-id":["10.1145\/3649329.3663503","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3663503","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}