{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:21:00Z","timestamp":1778167260919,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658696","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"32-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["DETECTive: Machine Learning-driven Automatic Test Pattern Prediction for Faults in Digital Circuits"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-4923-7052","authenticated-orcid":false,"given":"Vincenzo","family":"Petrolo","sequence":"first","affiliation":[{"name":"University of Illinois Chicago, USA and Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0996-2807","authenticated-orcid":false,"given":"Sourav","family":"Medya","sequence":"additional","affiliation":[{"name":"University of Illinois Chicago, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8721-9990","authenticated-orcid":false,"given":"Mariagrazia","family":"Graziano","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3722-5126","authenticated-orcid":false,"given":"Debjit","family":"Pal","sequence":"additional","affiliation":[{"name":"University of Illinois Chicago, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Accessed: 2024\/04\/21 09:07:02. ABC. https:\/\/people.eecs.berkeley.edu\/\u00a0alanmi\/abc\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Accessed: 2024\/04\/21 09:07:02. Atalanta. https:\/\/github.com\/hsluoyz\/Atalanta."},{"key":"e_1_3_2_1_3_1","unstructured":"Accessed: 2024\/04\/21 09:07:02. Synopsys TestMAX ATPG. https:\/\/www.synopsys.com\/implementation-and-signoff\/test-automation\/testmax-atpg.html."},{"key":"e_1_3_2_1_4_1","unstructured":"Accessed: 2024\/04\/21 09:07:02. Yosys Open SYnthesis Suite. https:\/\/yosyshq.net\/yosys\/."},{"key":"e_1_3_2_1_5_1","volume-title":"Int\u2019l Conf. on Electronics, Circuits, and Systems (ICECS) 1","volume":"1","author":"Bannino J.","year":"1996","unstructured":"J. Bannino, J.-F. Santucci, and D. Floutier. 1996. Hybrid neural model for automatic test pattern generation. Int\u2019l Conf. on Electronics, Circuits, and Systems (ICECS) 1 (1996), 259\u2013262 vol.1."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2018.2807452"},{"key":"e_1_3_2_1_7_1","volume-title":"Int\u2019l Conf. on Computer-Aided Design (ICCAD)","author":"Chakradhar S.T.","year":"1988","unstructured":"S.T. Chakradhar, M.L. Bushnell, and V.D. Agrawal. 1988. Automatic test generation using neural networks. Int\u2019l Conf. on Computer-Aided Design (ICCAD) (1988), 416\u2013419."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2887047"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/320954.320957"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"e_1_3_2_1_13_1","volume-title":"Semi-supervised Classification with Graph Convolutional Networks. arXiv preprint arXiv:1609.02907","author":"Kipf N","year":"2016","unstructured":"Thomas\u00a0N Kipf and Max Welling. 2016. Semi-supervised Classification with Graph Convolutional Networks. arXiv preprint arXiv:1609.02907 (2016)."},{"key":"e_1_3_2_1_14_1","volume-title":"High Performance Graph Convolutional Networks with Applications in Testability Analysis. Design Automation Conf. (DAC)","author":"Ma Y.","year":"2019","unstructured":"Y. Ma, H. Ren, B. Khailany, H. Sikka, L. Luo, K. Natarajan, and B. Yu. 2019. High Performance Graph Convolutional Networks with Applications in Testability Analysis. Design Automation Conf. (DAC) (2019), 1\u20136."},{"key":"e_1_3_2_1_15_1","volume-title":"Int\u2019l Conf. on Computer-Aided Design (ICCAD)","author":"Pan Z.","year":"2020","unstructured":"Z. Pan, J. Sheldon, and P. Mishra. 2020. Test Generation using Reinforcement Learning for Delay-based Side-Channel Analysis. Int\u2019l Conf. on Computer-Aided Design (ICCAD) (2020), 1\u20137."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"e_1_3_2_1_17_1","volume-title":"Training Neural Network for Machine Intelligence in Automatic Test Pattern Generator. Int\u2019l Conf. on VLSI Design (ICVD)","author":"Roy Soham","year":"2021","unstructured":"Soham Roy, Spencer\u00a0K. Millican, and Vishwani\u00a0D. Agrawal. 2021. Training Neural Network for Machine Intelligence in Automatic Test Pattern Generator. Int\u2019l Conf. on VLSI Design (ICVD) (2021), 316\u2013321."},{"key":"e_1_3_2_1_18_1","volume-title":"Multi-Heuristic Machine Intelligence Guidance in Automatic Test Pattern Generation. Microelectronics Design and Test Symp. (MDTS)","author":"Roy Soham","year":"2022","unstructured":"Soham Roy, Spencer\u00a0K. Millican, and Vishwani\u00a0D. Agrawal. 2022. Multi-Heuristic Machine Intelligence Guidance in Automatic Test Pattern Generation. Microelectronics Design and Test Symp. (MDTS) (2022), 1\u20136."},{"key":"e_1_3_2_1_19_1","volume-title":"Graph Attention Networks. Int\u2019l Conf. on Learning Representations (ICLR)","author":"Veli\u010dkovi\u0107 Petar","year":"2018","unstructured":"Petar Veli\u010dkovi\u0107, Guillem Cucurull, Arantxa Casanova, Adriana Romero, Pietro Lio, and Yoshua Bengio. 2018. Graph Attention Networks. Int\u2019l Conf. on Learning Representations (ICLR) (2018)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"H. Wang K. Wang J. Yang L. Shen N. Sun H.\u00a0S. Lee and S. Han. 2020. GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning. arXiv preprint arXiv:2005.00406 (2020) 1\u20136.","DOI":"10.1109\/DAC18072.2020.9218757"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA","acronym":"GLSVLSI '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658696","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:31:24Z","timestamp":1755829884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658696"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":20,"alternative-id":["10.1145\/3649476.3658696","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658696","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}