{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:44:01Z","timestamp":1783035841505,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658704","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"357-363","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["VDA: A Simple but Efficient Virtual-Channel-Based Deadlock Avoidance Scheme for Scalable Chiplet Networks"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-0676-1680","authenticated-orcid":false,"given":"Duo","family":"Yu","sequence":"first","affiliation":[{"name":"Department of Micro\/Nano Electronics, Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8872-7649","authenticated-orcid":false,"given":"Ang","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8417-5796","authenticated-orcid":false,"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5521-6197","authenticated-orcid":false,"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7831-526X","authenticated-orcid":false,"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6559-5207","authenticated-orcid":false,"given":"Qin","family":"Wang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061394"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"e_1_3_2_1_3_1","first-page":"371","volume-title":"ECTC","author":"Lin L.","year":"2013","unstructured":"[3] L. Lin et al, \u201cReliability characterization of chip-on-wafer-on-substrate (cowos) 3dic integration technology,\u201d in ECTC, 2013, pp. 366\u2013371."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00366"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.105178"},{"key":"e_1_3_2_1_6_1","first-page":"36","article-title":"Deadlock-free message routing in multiprocessor interconnection networks","author":"Dally W.J.","unstructured":"[6] W.J. Dally et al, \u201cDeadlock-free message routing in multiprocessor interconnection networks,\u201d in IEEE Transaction on Computers, vol. C-36, no. 5, pp. 547-553, 1987","journal-title":"IEEE Transaction on Computers"},{"issue":"21","key":"e_1_3_2_1_7_1","first-page":"975","article-title":"Review of XY routing algorithm for network-on-chip architecture","volume":"43","author":"Chawade S.D.","year":"2012","unstructured":"[7] S.D. Chawade et al, \u201cReview of XY routing algorithm for network-on-chip architecture,\u201d in International Journal of Computer Applications, 43(21): 975-8887, 2012.","journal-title":"International Journal of Computer Applications"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140384"},{"key":"e_1_3_2_1_9_1","first-page":"699","volume-title":"ISCA","author":"Ramrakhyani A.","year":"2018","unstructured":"[9] A. Ramrakhyani et al, \u201cSynchronized progress in Initerconnection networks (SPIN): a new theory for deadlock freedom,\u201d in ISCA, pp. 699-711, 2018."},{"key":"e_1_3_2_1_10_1","first-page":"366","volume-title":"HPCA","author":"Chen L.","year":"2013","unstructured":"[10] L. Chen et al, \u201cWorm-Bubble Flow Control,\u201d in HPCA, pp. 366-377, 2013."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.8"},{"key":"e_1_3_2_1_12_1","first-page":"726","volume-title":"ISCA","author":"Yin J.","year":"2018","unstructured":"[12] J. Yin et al, \u201cModular routing design for chiplet-based systems,\u201d in ISCA, pp. 726-738, 2018."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3029682"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00076"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-015-1428-6"},{"key":"e_1_3_2_1_17_1","first-page":"1047","article-title":"DeFT: a deadlock-free and fault-tolerant routing algorithm for 2.5D chiplet networks","author":"Taheri E.","year":"2018","unstructured":"[17] E. Taheri et al, \u201cDeFT: a deadlock-free and fault-tolerant routing algorithm for 2.5D chiplet networks,\u201d in DATE, pp. 1047-1052, 2018.","journal-title":"DATE"},{"key":"e_1_3_2_1_18_1","first-page":"163","volume-title":"USA","author":"Norollah A.","year":"2018","unstructured":"[18] A. Norollah et al, \u201cPAT-Noxim: a precise power and thermal cycle-accurate NoC simulator,\" in SOCC, Arlington, VA, USA, pp. 163-168, 2018."},{"issue":"2","key":"e_1_3_2_1_19_1","first-page":"1","article-title":"The gem5 simulator","volume":"39","author":"Binkert N.","year":"2011","unstructured":"[19] N. Binkert et al, \u201cThe gem5 simulator,\u201d Association for Computing Machinery, vol. 39, no. 2, p. 1\u20137, 2011.","journal-title":"Association for Computing Machinery"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_21_1","first-page":"36","volume-title":"ISCA","author":"Woo S.","year":"1995","unstructured":"[21] S. Woo et al, \u201cThe splash-2 programs: characterization and methodological consideration,\u201d in ISCA, pp. 24\u201336, 1995."},{"key":"e_1_3_2_1_22_1","volume-title":"Morgan Kaufmann","author":"Duato J.","year":"2003","unstructured":"[22] J. Duato et al, \u201cInterconnection networks,\u201d Morgan Kaufmann, 2003."}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA","acronym":"GLSVLSI '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658704","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:31:35Z","timestamp":1755829895000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658704"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":22,"alternative-id":["10.1145\/3649476.3658704","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658704","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}