{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:02:47Z","timestamp":1755907367991,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658710","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"415-420","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Boolean Domain Attack on Corrupt and Correct Based Logic Locking Techniques"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7814-293X","authenticated-orcid":false,"given":"Joseph","family":"Madera","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Villanova University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6588-4167","authenticated-orcid":false,"given":"Kyle","family":"Juretus","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Villanova University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"e_1_3_2_1_2_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 780\u2013785","author":"Alrahis Lilas","year":"2021","unstructured":"Lilas Alrahis, Satwik Patnaik, Faiq Khalid, Muhammad\u00a0Abdullah Hanif, Hani Saleh, Muhammad Shafique, and Ozgur Sinanoglu. 2021. GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for Provably Secure Logic Locking. In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). 780\u2013785."},{"key":"e_1_3_2_1_3_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 694\u2013699","author":"Alrahis Lilas","year":"2022","unstructured":"Lilas Alrahis, Satwik Patnaik, Muhammad Shafique, and Ozgur Sinanoglu. 2022. MuxLink: Circumventing Learning-Resilient MUX-Locking Using Graph Neural Network-based Link Prediction. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). 694\u2013699."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3110807"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"G. Boole. 1854. An Investigation of the Laws of Thought: On which are Founded the Mathematical Theories of Logic and Probabilities. Walton and Maberly.","DOI":"10.5962\/bhl.title.29413"},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. Intl. Symp. Circuits and Systems","author":"Brglez Franc","year":"1985","unstructured":"Franc Brglez. 1985. A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In Proc. Intl. Symp. Circuits and Systems, 1985."},{"key":"e_1_3_2_1_7_1","volume-title":"SAIL: Machine Learning Guided Structural Analysis Attack on Hardware Obfuscation. In 2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). 56\u201361","author":"Chakraborty Prabuddha","year":"2018","unstructured":"Prabuddha Chakraborty, Jonathan Cruz, and Swarup Bhunia. 2018. SAIL: Machine Learning Guided Structural Analysis Attack on Hardware Obfuscation. In 2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). 56\u201361."},{"volume-title":"Tools and Algorithms for the Construction and Analysis of Systems, C.\u00a0R","author":"de Moura Leonardo","key":"e_1_3_2_1_8_1","unstructured":"Leonardo de Moura and Nikolaj Bj\u00f8rner. 2008. Z3: An Efficient SMT Solver. In Tools and Algorithms for the Construction and Analysis of Systems, C.\u00a0R. Ramakrishnan and Jakob Rehof (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 337\u2013340."},{"key":"e_1_3_2_1_9_1","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Han Zhaokun","year":"2021","unstructured":"Zhaokun Han, Muhammad Yasin, and Jeyavijayan\u00a0(JV) Rajendran. 2021. Does logic locking work with EDA tools?. In 30th USENIX Security Symposium (USENIX Security 21). USENIX Association, 1055\u20131072."},{"key":"e_1_3_2_1_10_1","volume-title":"Importance of Multi-parameter SAT Attack Exploration for Integrated Circuit Security. In 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). 366\u2013369","author":"Juretus Kyle","year":"2018","unstructured":"Kyle Juretus and Ioannis Savidis. 2018. Importance of Multi-parameter SAT Attack Exploration for Integrated Circuit Security. In 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). 366\u2013369."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2988629"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_2_1_13_1","first-page":"1283","article-title":"A Primer on Hardware Security","volume":"102","author":"Rostami Masoud","year":"2014","unstructured":"Masoud Rostami, Farinaz Koushanfar, and Ramesh Karri. 2014. A Primer on Hardware Security: Models, Methods, and Metrics. Proc. IEEE 102, 8 (2014), 1283\u20131295.","journal-title":"Models, Methods, and Metrics. Proc. IEEE"},{"key":"e_1_3_2_1_14_1","volume-title":"EPIC: Ending Piracy of Integrated Circuits. In 2008 Design, Automation and Test in Europe. 1069\u20131074.","author":"Roy A.","year":"2008","unstructured":"Jarrod\u00a0A. Roy, Farinaz Koushanfar, and Igor\u00a0L. Markov. 2008. EPIC: Ending Piracy of Integrated Circuits. In 2008 Design, Automation and Test in Europe. 1069\u20131074."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"e_1_3_2_1_20_1","unstructured":"Saeyang Yang. 1991. Logic synthesis and optimization benchmarks version 3.0. Tech. Report (1991)."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951830"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Clearwater FL USA","acronym":"GLSVLSI '24"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658710","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:31:44Z","timestamp":1755829904000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658710"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":23,"alternative-id":["10.1145\/3649476.3658710","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658710","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}