{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:02:49Z","timestamp":1755907369981,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100006374","name":"Science and Engineering Research Board","doi-asserted-by":"publisher","award":["CRG\/2020\/001001"],"award-info":[{"award-number":["CRG\/2020\/001001"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658716","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"50-56","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["CASH: Criticality-Aware Split Hybrid L1 Data Cache"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8586-9239","authenticated-orcid":false,"given":"Shruthi","family":"Karunakar","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Dharwad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-1939-7668","authenticated-orcid":false,"given":"Meenakshi","family":"Atkade","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Dharwad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1251-9210","authenticated-orcid":false,"given":"Akash","family":"Poptani","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Dharwad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8154-2984","authenticated-orcid":false,"given":"Rajshekar","family":"Kalayappan","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, Indian Institute of Technology Dharwad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7110-5668","authenticated-orcid":false,"given":"Sandeep","family":"Chandran","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Palakkad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/DAC56929.2023.10247878"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/HPCA.2014.6835944"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/IDT.2014.7038589"},{"key":"e_1_3_2_1_4_1","volume-title":"Hot-and-cold: Using criticality in the design of energy-efficient caches. In Power-Aware Computer Systems (PACS).","author":"Balasubramonian Rajeev","year":"2005","unstructured":"Rajeev Balasubramonian, Viji Srinivasan, Sandhya Dwarkadas, and Alper Buyuktosunoglu. 2005. Hot-and-cold: Using criticality in the design of energy-efficient caches. In Power-Aware Computer Systems (PACS)."},{"key":"e_1_3_2_1_5_1","volume-title":"International Symposium on High Performance Computer Architecture (HPCA).","author":"Chang Mu-Tien","year":"2013","unstructured":"Mu-Tien Chang, Paul Rosenfeld, Shih-Lien Lu, and Bruce Jacob. 2013. Technology comparison for large last-level caches (L 3 Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM. In International Symposium on High Performance Computer Architecture (HPCA)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/ASPDAC.2016.7427997"},{"key":"e_1_3_2_1_7_1","volume-title":"A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory. Journal of Solid-State Circuits","author":"Chun Ki\u00a0Chul","year":"2012","unstructured":"Ki\u00a0Chul Chun, Hui Zhao, Jonathan\u00a0D Harms, Tae-Hyoung Kim, Jian-Ping Wang, and Chris\u00a0H Kim. 2012. A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory. Journal of Solid-State Circuits (2012)."},{"key":"e_1_3_2_1_8_1","volume-title":"Compression-Aware and Performance-Efficient Insertion Policies for Long-Lasting Hybrid LLCs. In International Symposium on High-Performance Computer Architecture (HPCA).","author":"Escuin Carlos","year":"2023","unstructured":"Carlos Escuin, Asif\u00a0Ali Khan, Pablo Ib\u00e1\u00f1ez, Teresa Monreal, Jeronimo Castrillon, and V\u00edctor Vi\u00f1als. 2023. Compression-Aware and Performance-Efficient Insertion Policies for Long-Lasting Hybrid LLCs. In International Symposium on High-Performance Computer Architecture (HPCA)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/545214.545222"},{"volume-title":"International Symposium on Computer Architecture (ISCA).","author":"Fields B.","unstructured":"B. Fields, S. Rubin, and R. Bodik. 2001. Focusing processor policies via critical-path prediction. In International Symposium on Computer Architecture (ISCA).","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","volume-title":"International Symposium on Low Power Electronics and Design (ISLPED).","author":"Ghose Kanad","year":"1999","unstructured":"Kanad Ghose and Milind\u00a0B Kamble. 1999. Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation. In International Symposium on Low Power Electronics and Design (ISLPED)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/ASPDAC.2016.7427985"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/2228360.2228406"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/NVMTS.2014.7060860"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/ISCA.2018.00035"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/3299874.3318022"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/2541228.2555308"},{"key":"e_1_3_2_1_18_1","volume-title":"CORIDOR: Using COherence and TempoRal LocalIty to Mitigate Read Disurbance ErrOR in STT-RAM Caches. Transactions on Embedded Computing Systems (TECS)","author":"Manohar Sheel\u00a0Sindhu","year":"2022","unstructured":"Sheel\u00a0Sindhu Manohar, Sparsh Mittal, and Hemangee\u00a0K Kapoor. 2022. CORIDOR: Using COherence and TempoRal LocalIty to Mitigate Read Disurbance ErrOR in STT-RAM Caches. Transactions on Embedded Computing Systems (TECS) (2022)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/ISCA.2018.00019"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/ISVLSI49217.2020.00066"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/PATMOS.2015.7347586"},{"key":"e_1_3_2_1_22_1","volume-title":"JILP Workshop on Computer Architecture Competitions: Championship Branch Prediction (CBP-5).","author":"Seznec Andr\u00e9","year":"2016","unstructured":"Andr\u00e9 Seznec. 2016. TAGE-SC-L branch predictors again. In JILP Workshop on Computer Architecture Competitions: Championship Branch Prediction (CBP-5)."},{"key":"e_1_3_2_1_23_1","volume-title":"Automatically characterizing large scale program behavior. ACM SIGPLAN Notices","author":"Sherwood Timothy","year":"2002","unstructured":"Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder. 2002. Automatically characterizing large scale program behavior. ACM SIGPLAN Notices (2002)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/HPCA.2011.5749716"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/2155620.2155659"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/2744769.2744908"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"e_1_3_2_1_28_1","volume-title":"The prospect of STT-RAM scaling from readability perspective. Transactions on Magnetics","author":"Zhang Yaojun","year":"2012","unstructured":"Yaojun Zhang, Wujie Wen, and Yiran Chen. 2012. The prospect of STT-RAM scaling from readability perspective. Transactions on Magnetics (2012)."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '24","name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658716","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:32:08Z","timestamp":1755829928000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658716"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":28,"alternative-id":["10.1145\/3649476.3658716","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658716","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}