{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T16:16:59Z","timestamp":1781021819900,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100006374","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["16ME0817"],"award-info":[{"award-number":["16ME0817"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658737","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"151-157","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Enhanced Accelerator Design for Efficient CNN Processing with Improved Row-Stationary Dataflow"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8302-6086","authenticated-orcid":false,"given":"Fabian","family":"Lesniak","sequence":"first","affiliation":[{"name":"Institute of Information Processing Technology (ITIV), Karlsruhe Institute of Technology, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9917-8081","authenticated-orcid":false,"given":"Annina","family":"Gutermann","sequence":"additional","affiliation":[{"name":"Institute of Information Processing Technology (ITIV), Karlsruhe Institute of Technology, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7310-567X","authenticated-orcid":false,"given":"Tanja","family":"Harbaum","sequence":"additional","affiliation":[{"name":"Institute of Information Processing Technology (ITIV), Karlsruhe Institute of Technology, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5082-5487","authenticated-orcid":false,"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Institute of Information Processing Technology (ITIV), Karlsruhe Institute of Technology, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.3390\/s23052380"},{"key":"e_1_3_2_1_6_1","volume-title":"Hailo-8\u2122 Century High Performance PCIe Cards. Retrieved","author":"Ltd Hailo Technologies","year":"2023","unstructured":"Hailo Technologies Ltd.2023. Hailo-8\u2122 Century High Performance PCIe Cards. Retrieved Dec. 14, 2023 from https:\/\/hailo.ai\/wp-content\/uploads\/2023\/10\/Hailo-8-Century-PCIe-Product-Brief-Rev1.1.pdf"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00140"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_10_1","volume-title":"Retrieved","author":"NVIDIA Corporation","year":"2023","unstructured":"NVIDIA Corporation. 2023. Maximizing Deep Learning Performance on NVIDIA Jetson Orin. Retrieved Aug. 16, 2023 from https:\/\/developer.nvidia.com\/blog\/maximizing-deep-learning-performance-on-nvidia-jetson-orin-with-dla\/"},{"key":"e_1_3_2_1_11_1","volume-title":"Retrieved","author":"NVIDIA Corporation","year":"2024","unstructured":"NVIDIA Corporation. 2024. Hardware Architectural Specification. Retrieved Feb. 28, 2024 from http:\/\/nvdla.org\/hw\/v1\/hwarch.html"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3025550"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-22170-5_4"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3604802"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA","acronym":"GLSVLSI '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658737","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:31:57Z","timestamp":1755829917000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658737"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":15,"alternative-id":["10.1145\/3649476.3658737","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658737","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}