{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:02:49Z","timestamp":1755907369392,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403402"],"award-info":[{"award-number":["2023YFB4403402"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658741","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"13-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["FPGA Implementation of Sequence Detector for High-Speed PAM4 Wireline Transceiver"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-3220-6220","authenticated-orcid":false,"given":"Chaolong","family":"Xu","sequence":"first","affiliation":[{"name":"College of Computer, National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8301-0359","authenticated-orcid":false,"given":"Fangxu","family":"Lv","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2046-5043","authenticated-orcid":false,"given":"Zhengbin","family":"Pang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3285-2625","authenticated-orcid":false,"given":"Liquan","family":"Xiao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5497-8829","authenticated-orcid":false,"given":"Zhouhao","family":"Yang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365853"},{"key":"e_1_3_2_1_2_1","volume-title":"High-performance low-complexity Volterra decision feedback equalizer based on FPGA for C-Band PAM-4 transmission.Optical Fiber Technology","author":"Li Yanbin","year":"2021","unstructured":"Yanbin ;Li Yunfeng ;Li Hao ;Li Yingchun ;Song Yingxiong ;Zhang Qianwu ;Zhang\u00a0Junjie Chen, Jian\u00a0;Huang. 2021. High-performance low-complexity Volterra decision feedback equalizer based on FPGA for C-Band PAM-4 transmission.Optical Fiber Technology (2021), 102555."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/26.2724"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1990.116778"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063081"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365840"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366030"},{"key":"e_1_3_2_1_8_1","volume-title":"Phase-Locked Loop Design for Quantum Computers. Electronics","author":"Mingche Kewei","year":"2023","unstructured":"Kewei Xin;Mingche Lai;Fangxu Lv;Kaile Guo;Zhengbin Pang;Chaolong Xu;Geng Zhang;Wenchen\u00a0Wang;Meng Li. 2023. A Cryo-CMOS, Low-Power, Low-Noise, Phase-Locked Loop Design for Quantum Computers. Electronics (2023), 3237. Issue No.15."},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. DesignCon. 5\u20137.","author":"Lu Yu-Chun","year":"2019","unstructured":"Yu-Chun Lu, Peng-Chao Zhao, Wei-Yu Wang, Zhi-Lei Huang, Henry Wong, and Davide Tonietto. 2019. A comparative study of Equalization schemes for 112G PAM4 links. In Proc. DesignCon. 5\u20137."},{"key":"e_1_3_2_1_10_1","volume-title":"Adaptive parallel decision deep neural network for high-speed equalization. Optics express","author":"Lai Mingche Luo","year":"2023","unstructured":"Luo Zhang;Jian\u00a0Jie;Lai Mingche. 2023. Adaptive parallel decision deep neural network for high-speed equalization. Optics express (2023), 22001\u201322011. Issue No.13."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365929"},{"volume-title":"Digital communications","author":"Spreads\u00a0It On Steve","key":"e_1_3_2_1_12_1","unstructured":"Steve Spreads\u00a0It On. 1985. Digital communications. Van Nostrand Reinhold, New York."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2705070"},{"key":"e_1_3_2_1_14_1","volume-title":"An energy efficient VLSI architecture of decision feedback equalizer for 5G communication system","author":"Rafi\u00a0Ahamed Shaik Mohd Tasleem","year":"2017","unstructured":"Mohd Tasleem Khan;Rafi\u00a0Ahamed Shaik. 2017. An energy efficient VLSI architecture of decision feedback equalizer for 5G communication system. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2017), 1. Issue No.4."},{"key":"e_1_3_2_1_15_1","volume-title":"Design and Implementation of an On-Demand Maximum-Likelihood Sequence Estimation (MLSE)","author":"Hector Mohammad Emami","year":"2022","unstructured":"Mohammad Emami Meybodi;Hector Gomez;Yu-Chun Lu;Hossein\u00a0Shakiba;Ali Sheikholeslami. 2022. Design and Implementation of an On-Demand Maximum-Likelihood Sequence Estimation (MLSE). IEEE Open Journal of Circuits and Systems (2022), 97\u2013108."},{"key":"e_1_3_2_1_16_1","volume-title":"2013 European Microwave Integrated Circuit Conference. 49\u201352","author":"Veigel Thomas","year":"2013","unstructured":"Thomas Veigel, Thomas Alpert, Felix Lang, Markus Gr\u00f6zing, and Manfred Berroth. 2013. A Viterbi equalizer chip for 40 Gb\/s optical communication links. In 2013 European Microwave Integrated Circuit Conference. 49\u201352."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2803735"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCS.2016.7843366"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Clearwater FL USA","acronym":"GLSVLSI '24"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658741","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:32:00Z","timestamp":1755829920000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658741"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":18,"alternative-id":["10.1145\/3649476.3658741","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658741","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}