{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:02:50Z","timestamp":1755907370228,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658743","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"92-97","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["GOLDS: Genetic Algorithm-based Optimization of Custom FPGA Architecture Layout Design for Secure Silicon"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-8775-5306","authenticated-orcid":false,"given":"Pratyush","family":"Nandi","sequence":"first","affiliation":[{"name":"ECE, International Institute of Information Technology Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-3690-5972","authenticated-orcid":false,"given":"Anubhav","family":"Mishra","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2278-9148","authenticated-orcid":false,"given":"Madhav","family":"Rao","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Article 66 (oct","author":"Abuowaimer Ziad","year":"2018","unstructured":"Ziad Abuowaimer, Dani Maarouf, Timothy Martin, Jeremy Foxcroft, Gary Gr\u00e9wal, Shawki Areibi, and Anthony Vannelli. 2018. GPlace3.0: Routability-Driven Analytic Placer for UltraScale FPGA Architectures. 23, 5, Article 66 (oct 2018), 33\u00a0pages."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3272582"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00068"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-77553-1_3"},{"key":"e_1_3_2_1_5_1","volume-title":"An overview of evolutionary algorithms for parameter optimization. Evolutionary computation 1, 1","author":"B\u00e4ck Thomas","year":"1993","unstructured":"Thomas B\u00e4ck and Hans-Paul Schwefel. 1993. An overview of evolutionary algorithms for parameter optimization. Evolutionary computation 1, 1 (1993), 1\u201323."},{"key":"e_1_3_2_1_6_1","volume-title":"The Case For Embedded FPGAs Strengthens And Widens. https:\/\/semiengineering.com\/embedded-fpga-becomes-a-viable-option\/. [Online","author":"Bailey Brian","year":"2019","unstructured":"Brian Bailey. 2019. The Case For Embedded FPGAs Strengthens And Widens. https:\/\/semiengineering.com\/embedded-fpga-becomes-a-viable-option\/. [Online; accessed 25-April-2019]."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"volume-title":"Linear genetic programming. Vol.\u00a01","author":"Brameier Markus","key":"e_1_3_2_1_8_1","unstructured":"Markus Brameier, Wolfgang Banzhaf, and Wolfgang Banzhaf. 2007. Linear genetic programming. Vol.\u00a01. Springer."},{"key":"e_1_3_2_1_9_1","unstructured":"Product BrieF. 2008. Speedster\u00ae fpga family. Achronix Semicond. San Jose CA USA Tech. Rep. PB001 (2008)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508135"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"e_1_3_2_1_13_1","volume-title":"Next generation architecture and CAD system for FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7, 2","author":"Luu Jason","year":"2014","unstructured":"Jason Luu, Jeffrey Goeders, Michael Wainberg, Andrew Somerville, Thien Yu, Konstantin Nasartschuk, Miad Nasr, Sen Wang, Tim Liu, Nooruddin Ahmed, 2014. VTR 7.0: Next generation architecture and CAD system for FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7, 2 (2014), 1\u201330."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317743"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1388969.1389075"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93025-1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Anubhav Mishra Nanditha Rao Ganesh Gore and Xifan Tang. 2023. Architectural Explortion of Heterogeneous FPGAs for Performance Enhancement of ML Benchmarks. In 2023 IEEE Asia Pacific Circuits and Systems (APCCAS).","DOI":"10.1109\/APCCAS60141.2023.00060"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"e_1_3_2_1_20_1","volume-title":"https:\/\/github.com\/pratyush48\/GOLDAccessed on","author":"Nandi Pratyush","year":"2024","unstructured":"[20] Pratyush Nandi. 2024. https:\/\/github.com\/pratyush48\/GOLDAccessed on January 10, 2024."},{"key":"e_1_3_2_1_21_1","unstructured":"Riccardo Poli 1997. Evolution of Graph-Like Programs with Parallel Distributed Genetic Programming.. In ICGA. Citeseer 346\u2013353."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-020-04832-8"},{"key":"e_1_3_2_1_24_1","volume-title":"OpenFPGA: An Opensource Framework Enabling Rapid Prototyping of Customizable FPGAs. In 2019 29th International Conference on Field Programmable Logic and Applications (FPL). 367\u2013374","author":"Tang Xifan","year":"2019","unstructured":"Xifan Tang, Edouard Giacomin, Aur\u00e9lien Alacchi, Baudouin Chauviere, and Pierre-Emmanuel Gaillardon. 2019. OpenFPGA: An Opensource Framework Enabling Rapid Prototyping of Customizable FPGAs. In 2019 29th International Conference on Field Programmable Logic and Applications (FPL). 367\u2013374."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280116"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Clearwater FL USA","acronym":"GLSVLSI '24"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658743","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:32:10Z","timestamp":1755829930000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658743"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":25,"alternative-id":["10.1145\/3649476.3658743","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658743","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}