{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T01:46:22Z","timestamp":1787017582233,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2216772, 2216773, 2247156, and 2303114"],"award-info":[{"award-number":["2216772, 2216773, 2247156, and 2303114"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658791","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"551-555","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["RACSen: Residue Arithmetic and Chaotic Processing in Sensors to Enhance CMOS Imager Security"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5105-3450","authenticated-orcid":false,"given":"Sepehr","family":"Tabrizchi","sequence":"first","affiliation":[{"name":"School of Computing, University of Nebraska-Lincoln, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8946-9115","authenticated-orcid":false,"given":"Nedasadat","family":"Taheri","sequence":"additional","affiliation":[{"name":"University of Nebraska-Lincoln, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2289-6381","authenticated-orcid":false,"given":"Shaahin","family":"Angizi","sequence":"additional","affiliation":[{"name":"New Jersey Institute of Technology, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0900-8768","authenticated-orcid":false,"given":"Arman","family":"Roohi","sequence":"additional","affiliation":[{"name":"School of Computing, University of Nebraska - Lincoln, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Multi-factor authentication system","author":"Monther Aldwairi","unstructured":"Monther Aldwairi 2017. Multi-factor authentication system. In RICCES Malaysia Technical Scientist Association."},{"key":"e_1_3_2_1_2_1","first-page":"342","article-title":"Timestamp scheme to mitigate replay attacks in secure ZigBee networks","volume":"21","author":"Farha Fadi","year":"2020","unstructured":"Fadi Farha 2020. Timestamp scheme to mitigate replay attacks in secure ZigBee networks. IEEE Transactions on Mobile Computing 21, 1 (2020), 342\u2013351.","journal-title":"IEEE Transactions on Mobile Computing"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1155\/2021\/1898998"},{"key":"e_1_3_2_1_4_1","volume-title":"Offset reduction techniques in high-speed analog-to-digital converters: analysis, design and tradeoffs","author":"M Figueiredo","unstructured":"Pedro\u00a0M Figueiredo 2009. Offset reduction techniques in high-speed analog-to-digital converters: analysis, design and tradeoffs. Springer Science & Business Media."},{"key":"e_1_3_2_1_5_1","volume-title":"FABS, Vol.\u00a01","author":"G Gollagi","unstructured":"Shantappa\u00a0G Gollagi 2021. A Novel Image Encryption Optimization Technique. In FABS, Vol.\u00a01. IEEE, 1\u20136."},{"key":"e_1_3_2_1_6_1","first-page":"277","article-title":"A survey on Man in the Middle Attack","volume":"2","author":"Jain M","year":"2016","unstructured":"Kapil\u00a0M Jain 2016. A survey on Man in the Middle Attack. IJSTE-International J. Sci. Technol. Eng 2, 09 (2016), 277\u2013280.","journal-title":"IJSTE-International J. Sci. Technol. Eng"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jisa.2018.12.003"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.imu.2020.100396"},{"key":"e_1_3_2_1_9_1","unstructured":"National\u00a0Academies of Sciences\u00a0Engineering and Medicine. 2022. Cryptography and the Intelligence Community: The Future of Encryption. (2022)."},{"key":"e_1_3_2_1_10_1","volume-title":"Communication theory of secrecy systems. The Bell system technical journal 28, 4","author":"Shannon E","year":"1949","unstructured":"Claude\u00a0E Shannon. 1949. Communication theory of secrecy systems. The Bell system technical journal 28, 4 (1949), 656\u2013715."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2016.2614714"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.2298\/SJEE1902247T"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cjph.2019.09.011"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jksuci.2019.12.014"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2018.05.049"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.optlastec.2019.105581"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.optlastec.2020.106437"},{"key":"e_1_3_2_1_18_1","first-page":"141","article-title":"LT-PIM: An LUT-based processing-in-DRAM architecture with RowHammer self-tracking","volume":"21","author":"Zhou Ranyang","year":"2022","unstructured":"Ranyang Zhou 2022. LT-PIM: An LUT-based processing-in-DRAM architecture with RowHammer self-tracking. IEEE CAl 21, 2 (2022), 141\u2013144.","journal-title":"IEEE CAl"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA","acronym":"GLSVLSI '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658791","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:32:05Z","timestamp":1755829925000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658791"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":18,"alternative-id":["10.1145\/3649476.3658791","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658791","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}