{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T17:33:43Z","timestamp":1785605623983,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["AWD-004308-S9"],"award-info":[{"award-number":["AWD-004308-S9"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006374","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["AWD-004308-S9"],"award-info":[{"award-number":["AWD-004308-S9"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658792","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"282-286","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["An Analytical Model for High-Frequency Through Silicon Vias"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-3606-6200","authenticated-orcid":false,"given":"Mohamed Adel","family":"Gharib","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Illinois Chicago, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7242-5665","authenticated-orcid":false,"given":"Salma","family":"Abdelzaher","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Illinois Chicago, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6399-6672","authenticated-orcid":false,"given":"Inna","family":"Partin-Vaisband","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Illinois Chicago, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101892"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1155\/2021\/8830395"},{"key":"e_1_3_2_1_3_1","volume-title":"Inductance Calculations","author":"Grover W.","unstructured":"Frederick\u00a0W. Grover. 1946. Inductance Calculations. Van Nostrand, Princeton."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101890"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC58585.2023.10256973"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535370"},{"key":"e_1_3_2_1_8_1","first-page":"11","article-title":"Hexagonal TSV Bundle Topology for 3-D ICs","volume":"64","author":"Vaisband Boris","year":"2017","unstructured":"Boris Vaisband and Eby\u00a0G. Friedman. 2017. Hexagonal TSV Bundle Topology for 3-D ICs. IEEE Transactions on Circuits and Systems II: Express Briefs 64 (2017), 11\u201315. https:\/\/api.semanticscholar.org\/CorpusID:23814131","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2812761"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.3390\/app13148301"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA","acronym":"GLSVLSI '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658792","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:31:50Z","timestamp":1755829910000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658792"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":10,"alternative-id":["10.1145\/3649476.3658792","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658792","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}