{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:02:39Z","timestamp":1755907359993,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["No. 62204257 and 62274181"],"award-info":[{"award-number":["No. 62204257 and 62274181"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Advanced Major Project of Chinese Academy of Sciences","award":["XDA0330303"],"award-info":[{"award-number":["XDA0330303"]}]},{"name":"Youth Innovation Promotion Association Chinese Academy of Sciences","award":["2021115"],"award-info":[{"award-number":["2021115"]}]},{"name":"Chinese Ministry of Science and Technology","award":["No.2019YFB2205005"],"award-info":[{"award-number":["No.2019YFB2205005"]}]},{"name":"Guangdong Province Research and Development Program in Key Fields","award":["2021B0101280002"],"award-info":[{"award-number":["2021B0101280002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658802","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"592-598","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Automated Lithography Resolution Enhancement with Deep Learning Enabled Layout Modification during Physical Design Stage"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6240-8672","authenticated-orcid":false,"given":"Zixi","family":"Liu","sequence":"first","affiliation":[{"name":"EDA Center, Institute of Microelectronics of the Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9555-0969","authenticated-orcid":false,"given":"Xiaojing","family":"Su","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3888-0135","authenticated-orcid":false,"given":"Xiaohuan","family":"Ling","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8492-9313","authenticated-orcid":false,"given":"Xin","family":"Hong","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of The Chinese Academy of Science, Institute of Microelectronics of the Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5612-2418","authenticated-orcid":false,"given":"Bojie","family":"Ma","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5201-5093","authenticated-orcid":false,"given":"Yajuan","family":"Su","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3733-3274","authenticated-orcid":false,"given":"Yayi","family":"Wei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"14","volume-title":"Emerging Lithographic Technologies IX","author":"Spence Chris","unstructured":"[1] Chris Spence. Full-chip lithography simulation and design analysis: how opc is changing ic design. In Emerging Lithographic Technologies IX, volume 5751, pages 1\u201314. SPIE, 2005."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1515\/aot-2015-0023"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1364\/JOSAA.29.001300"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of SPIE","author":"Wei Yayi","year":"2009","unstructured":"[4] Yayi Wei and Robert\u00a0L Brainard. Advanced processes for 193-nm immersion lithography, volume 189. Proceedings of SPIE, 2009."},{"key":"e_1_3_2_1_5_1","first-page":"290","volume-title":"The 9th International Conference on Group IV Photonics (GFP)","author":"Shi Wei","unstructured":"[5] Xu\u00a0Wang, Wei Shi, Michael Hochberg, Kostas Adam, Ellen Schelew, Jeff\u00a0F Young, Nicolas\u00a0AF Jaeger, and Lukas Chrostowski. Lithography simulation for the fabrication of silicon photonic devices with deep-ultraviolet lithography. In The 9th International Conference on Group IV Photonics (GFP), pages 288\u2013290. IEEE, 2012."},{"key":"e_1_3_2_1_6_1","first-page":"142","article-title":"Predictive modeling of euv-lithography: the role of mask, optics, and photoresist effects","volume":"8171","author":"Erdmann Andreas","year":"2011","unstructured":"[6] Andreas Erdmann, Peter Evanschitzky, Feng Shao, Tim F\u00fchner, Gian\u00a0F Lorusso, Eric Hendrickx, Mieke Goethals, Rik Jonckheere, Tristan Bret, and Thorsten Hofmann. Predictive modeling of euv-lithography: the role of mask, optics, and photoresist effects. Physical Optics, 8171:142\u2013157, 2011.","journal-title":"Physical Optics"},{"key":"e_1_3_2_1_7_1","first-page":"368","volume-title":"Design-Process-Technology Co-optimization for Manufacturability XI","volume":"10148","author":"Su Xiaojing","unstructured":"[7] Xiaojing Su, Lisong Dong, Jiaxin Lin, Ying Chen, Yayi Wei, Tianchun Ye, Chunshan Du, Feng Shao, Recco Zhang, Yu\u00a0Zhu, et\u00a0al. Hotspots fixing flow in ntd process by using dtco methodology at 10nm metal 1 layer. In Design-Process-Technology Co-optimization for Manufacturability XI, volume 10148, pages 357\u2013368. SPIE, 2017."},{"key":"e_1_3_2_1_8_1","first-page":"35","volume-title":"Design-Process-Technology Co-optimization XV","volume":"11614","author":"Falch J","unstructured":"[8] Bradley\u00a0J Falch, Tony Hu, Terry Hsuan, Elvis Yang, TH\u00a0Yang, KC\u00a0Chen, Rex Cheng, Linghui Wu, John Tsai, Lisa Huang, et\u00a0al. Rule-based hotspot correction using a pattern matching flow. In Design-Process-Technology Co-optimization XV, volume 11614, pages 26\u201335. SPIE, 2021."},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Proc. of SPIE Vol","volume":"10148","author":"Falch Bradley","unstructured":"[9] Bradley Falch, Seung-Hee Baek, John Tsai, Mingchao Ji, and Jun Zhu. Using pattern matching to increase performance in hotspot fixing flows. In Proc. of SPIE Vol, volume 10148, pages 101481A\u20131."},{"key":"e_1_3_2_1_10_1","first-page":"269","volume-title":"Design-Process-Technology Co-optimization for Manufacturability XIV","volume":"11328","author":"Jiang Jet","unstructured":"[10] Jet Jiang, Gavin Li, Frank Hou, Qijian Wan, Xinyi Hu, Zhengfang Liu, Zhixi Chen, and Chunshan Du. An efficient way to accelerate litho hotspot checking. In Design-Process-Technology Co-optimization for Manufacturability XIV, volume 11328, pages 264\u2013269. SPIE, 2020."},{"key":"e_1_3_2_1_11_1","first-page":"1096105","volume-title":"Optical Microlithography XXXII","author":"Sim Woojoo","unstructured":"[11] Woojoo Sim, Kibok Lee, Dingdong Yang, Jaeseung Jeong, Ji-Suk Hong, Sooryong Lee, and Honglak Lee. Automatic correction of lithography hotspots with a deep generative model. In Optical Microlithography XXXII, volume 10961, page 1096105. SPIE, 2019."},{"key":"e_1_3_2_1_12_1","first-page":"278","volume-title":"Optical Microlithography XXIII","author":"Pang Linyong","unstructured":"[12] Linyong Pang, Danping Peng, Peter Hu, Dongxue Chen, Tom Cecil, Lin He, Guangming Xiao, Vikram Tolani, Thuc Dam, Ki-Ho Baik, et\u00a0al. Optimization from design rules, source and mask, to full chip with a single computational lithography framework: level-set-methods-based inverse lithography technology (ilt). In Optical Microlithography XXIII, volume 7640, pages 258\u2013278. SPIE, 2010."},{"key":"e_1_3_2_1_13_1","first-page":"220","volume-title":"Design-Process-Technology Co-optimization for Manufacturability VIII","volume":"9053","author":"Vandewalle Boris","unstructured":"[13] Boris Vandewalle, Bharani Chava, Sushil Sakhare, Julien Ryckaert, and Mircea Dusa. Design technology co-optimization for a robust 10nm metal1 solution for logic design and sram. In Design-Process-Technology Co-optimization for Manufacturability VIII, volume 9053, pages 208\u2013220. SPIE, 2014."},{"key":"e_1_3_2_1_14_1","volume-title":"CMOS IC layout: concepts, methodologies, and tools","author":"Clein Dan","year":"1999","unstructured":"[14] Dan Clein. CMOS IC layout: concepts, methodologies, and tools. Elsevier, 1999."},{"key":"e_1_3_2_1_15_1","first-page":"145","volume-title":"Optical Microlithography XXX","author":"Watanabe Yuki","unstructured":"[15] Yuki Watanabe, Taiki Kimura, Tetsuaki Matsunawa, and Shigeki Nojima. Accurate lithography simulation model based on convolutional neural networks. In Optical Microlithography XXX, volume 10147, pages 137\u2013145. SPIE, 2017."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4655(96)00013-6"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Clearwater FL USA","acronym":"GLSVLSI '24"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658802","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:29:56Z","timestamp":1755829796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658802"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":16,"alternative-id":["10.1145\/3649476.3658802","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658802","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}