{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:46:13Z","timestamp":1767771973517,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658803","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"296-300","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Improving Block Management in 3D NAND Flash SSDs with Sub-Block First Write Sequencing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1484-1631","authenticated-orcid":false,"given":"Matchima","family":"Buddhanoy","sequence":"first","affiliation":[{"name":"ECE, Colorado State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5476-0935","authenticated-orcid":false,"given":"Kamil","family":"Khan","sequence":"additional","affiliation":[{"name":"ECE, Colorado State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9359-4594","authenticated-orcid":false,"given":"Aleksandar","family":"Milenkovic","sequence":"additional","affiliation":[{"name":"ECE, University of Alabama in Huntsville, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0846-0066","authenticated-orcid":false,"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[{"name":"ECE, Colorado State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5890-1368","authenticated-orcid":false,"given":"Biswajit","family":"Ray","sequence":"additional","affiliation":[{"name":"ECE, Colorado State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"M. Buddhanoy\u00a0et al.2023. Electrostatic Shielding of NAND Flash Memory from Ionizing Radiation. In 2023 IRPS.","DOI":"10.1109\/IRPS48203.2023.10118113"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"H.\u00a0Y. Chang\u00a0et al.2016. How to enable software isolation and boost system performance with sub-block erase over 3D flash memory. In 2016 CODES+ISSS.","DOI":"10.1145\/2968456.2968475"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"F.\u00a0H. Chen\u00a0et al.2015. PWL: a progressive wear leveling to minimize data migration overheads for nand flash devices. In 2015 DATE.","DOI":"10.7873\/DATE.2015.0702"},{"volume-title":"Proc. of 2016 ACM DAC.","key":"e_1_3_2_1_4_1","unstructured":"T.\u00a0Y. Chen\u00a0et al.2016. Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory. In Proc. of 2016 ACM DAC."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Y.\u00a0A. Chung\u00a0et al.2023. Common Source Line-to-Word Line Short Improvement by Eliminating SLT Sidewall Notch in 3D NAND Deep Trench Patterning. In 2023 ASMC.","DOI":"10.1109\/ASMC57536.2023.10121114"},{"key":"e_1_3_2_1_6_1","volume-title":"Issued May. 19th.","author":"d\u2019Abreu","year":"2015","unstructured":"M.\u00a0A. d\u2019Abreu. 2015. Partial block erase for a three dimensional (3D) memory. US Patent No. 9,036,428, Issued May. 19th., 2015."},{"key":"e_1_3_2_1_7_1","volume-title":"Issued Jan. 14th.","author":"Dunga\u00a0et 0.","year":"2020","unstructured":"M. Dunga\u00a0et al.2020. System and method for string-based erase verify to create partial good blocks. US Patent No. 10,535,411, Issued Jan. 14th., 2020."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"A. Goda\u00a0et al.2012. Scaling directions for 2D and 3D NAND cells. In 2012 IEDM.","DOI":"10.1109\/IEDM.2012.6478961"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"H. Gong\u00a0et al.2021. Accelerating Sub-Block Erase in 3D NAND Flash Memory. In 2021 IEEE ICCD.","DOI":"10.1109\/ICCD53106.2021.00045"},{"key":"e_1_3_2_1_10_1","volume-title":"Low-energy error correction of NAND Flash memory through soft-decision decoding. EURASIP J. Adv. Signal Process","author":"Kim\u00a0et","year":"2012","unstructured":"J. Kim\u00a0et al.2012. Low-energy error correction of NAND Flash memory through soft-decision decoding. EURASIP J. Adv. Signal Process (2012)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3144773"},{"key":"e_1_3_2_1_12_1","unstructured":"C.\u00a0Y. Liu\u00a0et al.2018. PEN: Design and Evaluation of Partial-Erase for 3D NAND-Based High Density SSDs. In USENIX FAST \u201918."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Y. Luo\u00a0et al.2018. HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness. In 2018HPCA.","DOI":"10.1109\/HPCA.2018.00050"},{"key":"e_1_3_2_1_14_1","volume-title":"Issued Feb. 24th.","author":"Oh\u00a0et","year":"2015","unstructured":"E.\u00a0C. Oh\u00a0et al.2015. Nonvolatile memory device and sub-block managing method thereof. US Patent No. 20,140,063,938, Issued Feb. 24th., 2015."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"M.\u00a0C. Yang\u00a0et al.2014. Garbage collection and wear leveling for flash memory: Past and future. In 2014 SMARTCOMP.","DOI":"10.1109\/SMARTCOMP.2014.7043841"},{"key":"e_1_3_2_1_16_1","volume-title":"Issued Aug. 1st.","author":"Yeh\u00a0et","year":"2017","unstructured":"T.\u00a0H. Yeh\u00a0et al.2017. 3D non-volatile memory array with sub-block erase architecture. US Patent No. 9,721,668, Issued Aug. 1st., 2017."},{"key":"e_1_3_2_1_17_1","volume-title":"Solid-State Drives: Memory Driven Design Methodologies for Optimal Performance. Proc","author":"Zuolo\u00a0et","year":"2017","unstructured":"L. Zuolo\u00a0et al.2017. Solid-State Drives: Memory Driven Design Methodologies for Optimal Performance. Proc. IEEE (2017)."}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Clearwater FL USA","acronym":"GLSVLSI '24"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658803","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:30:02Z","timestamp":1755829802000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658803"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":17,"alternative-id":["10.1145\/3649476.3658803","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658803","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}