{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T16:08:01Z","timestamp":1776787681193,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Natural Science Foundation of China","award":["62274008"],"award-info":[{"award-number":["62274008"]}]},{"name":"Beijing Natural Science Foundation","award":["L223004"],"award-info":[{"award-number":["L223004"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3658809","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"537-540","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["MixMixQ: Quantization with Mixed Bit-Sparsity and Mixed Bit-Width for CIM Accelerators"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9369-0327","authenticated-orcid":false,"given":"Jinyu","family":"Bai","sequence":"first","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9262-3106","authenticated-orcid":false,"given":"He","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beihang University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3169-6034","authenticated-orcid":false,"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"Beihang University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2917852"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_2_1_3_1","volume-title":"2009 IEEE Conference on Computer Vision and Pattern Recognition. 248\u2013255","author":"Jia Deng\u00a0et ImageNet","unstructured":"Jia Deng\u00a0et. al.2009. ImageNet: A large-scale hierarchical image database. In 2009 IEEE Conference on Computer Vision and Pattern Recognition. 248\u2013255."},{"key":"e_1_3_2_1_4_1","volume-title":"DeepShift: Towards Multiplication-Less Neural Networks. In 2021 IEEE\/CVF Conference on Computer Vision and Pattern Recognition Workshops (CVPRW). 2359\u20132368","author":"Mostafa Elhoushi\u00a0et","unstructured":"Mostafa Elhoushi\u00a0et. al.2021. DeepShift: Towards Multiplication-Less Neural Networks. In 2021 IEEE\/CVF Conference on Computer Vision and Pattern Recognition Workshops (CVPRW). 2359\u20132368."},{"key":"e_1_3_2_1_5_1","volume-title":"d.]. CIFAR","author":"\u00a0al Krizhevsky","unstructured":"Alex et.\u00a0al. Krizhevsky. [n. d.]. CIFAR (Canadian Institute for Advanced Research). ([n. d.]). http:\/\/www.cs.toronto.edu\/\u00a0kriz\/cifar.html"},{"key":"e_1_3_2_1_6_1","volume-title":"Mixed Precision Quantization for ReRAM-based DNN Inference Accelerators. In 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC). 372\u2013377","author":"Sitao Huang\u00a0et","unstructured":"Sitao Huang\u00a0et. al.2021. Mixed Precision Quantization for ReRAM-based DNN Inference Accelerators. In 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC). 372\u2013377."},{"key":"e_1_3_2_1_7_1","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 14\u201326","author":"Ali Shafiee\u00a0et","unstructured":"Ali Shafiee\u00a0et. al.2016. ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 14\u201326."},{"key":"e_1_3_2_1_8_1","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC). 1\u20136.","author":"Zhenhua Zhu\u00a0et","unstructured":"Zhenhua Zhu\u00a0et. al.2019. A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM. In 2019 56th ACM\/IEEE Design Automation Conference (DAC). 1\u20136."}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA","acronym":"GLSVLSI '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658809","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3658809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:29:33Z","timestamp":1755829773000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3658809"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":8,"alternative-id":["10.1145\/3649476.3658809","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3658809","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}