{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:02:50Z","timestamp":1755907370959,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3660369","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"688-693","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Hardware Accelerated Quantized Hand Written Digit Recognition via High Level Synthesis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-3591-5696","authenticated-orcid":false,"given":"Pawan","family":"Oraon","sequence":"first","affiliation":[{"name":"Electronics and Communication Engineering, NIT Rourkela, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4565-1391","authenticated-orcid":false,"given":"Soumyashree","family":"Mangaraj","sequence":"additional","affiliation":[{"name":"Electronics and Communication Engineering, NIT Rourkela, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2124-1877","authenticated-orcid":false,"given":"Ayas Kanta","family":"Swain","sequence":"additional","affiliation":[{"name":"Electronics and Communication Engineering, NIT Rourkela, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4917-7088","authenticated-orcid":false,"given":"Kamalakanta","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"Electronics and Communication Engineering, NIT Rourkela, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCC54292.2022.9805981"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/BEC56180.2022.9935599"},{"key":"e_1_3_2_1_3_1","unstructured":"Advanced\u00a0Micro Devices. 2002. PYNQ. Retrieved March 5 2023 from https:\/\/pynq.readthedocs.io\/en\/latest\/"},{"key":"e_1_3_2_1_4_1","volume-title":"Retrieved","author":"Devices Advanced\u00a0Micro","year":"2024","unstructured":"Advanced\u00a0Micro Devices. 2024. AMD-Xilinx tools and software accessed from:. Retrieved April 10, 2024 from https:\/\/www.amd.com\/en\/corporate\/university-program.html"},{"key":"e_1_3_2_1_5_1","volume-title":"Retrieved","author":"Devices Advanced\u00a0Micro","year":"2024","unstructured":"Advanced\u00a0Micro Devices. 2024. Usage of PYNQ framework is available at:. Retrieved April 10, 2024 from https:\/\/www.pynq.io\/"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSTIC52283.2021.9461256"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSCE60160.2023.00149"},{"key":"e_1_3_2_1_8_1","volume-title":"Retrieved","author":"LeCun Yaan","year":"1998","unstructured":"Yaan LeCun. 1998. THE MNIST DATABASE of handwritten digits. Retrieved April 10, 2024 from http:\/\/yann.lecun.org\/exdb\/mnist\/"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3222955"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","unstructured":"Pranaav\u00a0Jothi M Manoj\u00a0Kumar B Subalakshmi\u00a0Sarvani S and S.\u00a0P.\u00a0Joy Vasantha\u00a0Rani. 2023. Zynq SoC-based IPs for Deep Learning Neural Networks. In 2023 Winter Summit on Smart Computing and Networks (WiSSCoN). 1\u20135. https:\/\/doi.org\/10.1109\/WiSSCoN56857.2023.10133848","DOI":"10.1109\/WiSSCoN56857.2023.10133848"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN54540.2023.10191653"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICM52667.2021.9664920"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/AIEEE48629.2019.8977065"},{"volume-title":"Retrieved","year":"2022","key":"e_1_3_2_1_14_1","unstructured":"URI-nextlab. 2022. Parallel Programming. Retrieved April 10, 2024 from https:\/\/uri-nextlab.github.io\/ParallelProgammingLabs\/"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/iSES54909.2022.00033"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSA56465.2022.00025"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Clearwater FL USA","acronym":"GLSVLSI '24"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3660369","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3660369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:32:35Z","timestamp":1755829955000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3660369"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":16,"alternative-id":["10.1145\/3649476.3660369","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3660369","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}