{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:50:25Z","timestamp":1781884225861,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Synopsys and DARPA","award":["HR0011-20-9-0043"],"award-info":[{"award-number":["HR0011-20-9-0043"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3660382","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"489-494","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["SeeMLess: Security Evaluation of Logic Locking using Machine Learning oriented Estimation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-9950-2368","authenticated-orcid":false,"given":"Bulbul","family":"Ahmed","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1045-9785","authenticated-orcid":false,"given":"Sazadur","family":"Rahman","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Central Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5684-100X","authenticated-orcid":false,"given":"Kimia Zamiri","family":"Azar","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1535-0938","authenticated-orcid":false,"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9388-0112","authenticated-orcid":false,"given":"Fahim","family":"Rahman","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8410-2347","authenticated-orcid":false,"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[1] [n. d.]. https:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html."},{"key":"e_1_3_2_1_2_1","unstructured":"[2] [n. d.]. https:\/\/filebox.ece.vt.edu\/\u00a0mhsiao\/iscas85.html."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-1066(84)90014-1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"E. Nudelman et al.2004. Understanding random SAT: Beyond the clauses-to-variables ratio. In Principles and Practice of Constraint Programming. 438\u2013452.","DOI":"10.1007\/978-3-540-30201-8_33"},{"key":"e_1_3_2_1_6_1","volume-title":"Design Automation Conference (DAC). 1\u20136.","author":"Kamali H. M.","unstructured":"H. M. Kamali et al.2019. Full-lock: Hard distributions of sat instances for obfuscating circuits using fully configurable logic and routing blocks. In Design Automation Conference (DAC). 1\u20136."},{"key":"e_1_3_2_1_7_1","volume-title":"2022. Advances in logic locking: Past, present, and prospects. Cryptology ePrint Archive","author":"Kamali H. M.","year":"2022","unstructured":"H. M. Kamali et al.2022. Advances in logic locking: Past, present, and prospects. Cryptology ePrint Archive (2022)."},{"key":"e_1_3_2_1_8_1","volume-title":"Int\u2019l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT\u201905)","author":"Lee J.","unstructured":"J. Lee et al.2005. Securing scan design using lock and key technique. In Int\u2019l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT\u201905). 51\u201362."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_2_1_10_1","volume-title":"ACM SIGSAC conference on Computer & communications security. 709\u2013720","author":"Rajendran J.","unstructured":"J. Rajendran et al.2013. Security analysis of integrated circuit camouflaging. In ACM SIGSAC conference on Computer & communications security. 709\u2013720."},{"key":"e_1_3_2_1_11_1","volume-title":"2019. SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems","author":"Azar K. Z.","year":"2019","unstructured":"K. Z. Azar et al.2019. SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems (2019), 97\u2013122."},{"key":"e_1_3_2_1_12_1","volume-title":"International Conference on Computer-Aided Design (ICCAD). 1\u20139.","author":"Azar K. Z.","unstructured":"K. Z. Azar et al.2020. NNgSAT: Neural network guided SAT attack on logic locked complex structures. In International Conference on Computer-Aided Design (ICCAD). 1\u20139."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3080257"},{"key":"e_1_3_2_1_14_1","volume-title":"Understanding Logic Locking","author":"Azar K. Z.","unstructured":"K. Z. Azar et al.2023. IP Protection: A Historical View. In Understanding Logic Locking. Springer, 47\u201362."},{"key":"e_1_3_2_1_15_1","volume-title":"2023. Understanding Logic Locking","author":"Azar K. Z.","unstructured":"K. Z. Azar et al.2023. Understanding Logic Locking. Springer."},{"key":"e_1_3_2_1_16_1","first-page":"2771","article-title":"Improving Bounded Model Checkers Scalability for Circuit De-obfuscation: An Exploration","volume":"19","author":"Azar K. Z.","year":"2024","unstructured":"K. Z. Azar et al.2024. Improving Bounded Model Checkers Scalability for Circuit De-obfuscation: An Exploration. IEEE TIFS 19 (2024), 2771\u20132785.","journal-title":"IEEE TIFS"},{"key":"e_1_3_2_1_17_1","unstructured":"Lionel Lobjois Michel Lemaitre 1998. Branch and bound algorithm selection by performance prediction. In AAAI\/IAAI. 353\u2013358."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_2_1_19_1","volume-title":"Design Automation Conference (DAC). 775\u2013780","author":"Rahman M. S.","unstructured":"M. S. Rahman et al.2022. O\u2019clock: lock the clock via clock-gating for soc ip protection. In Design Automation Conference (DAC). 775\u2013780."},{"key":"e_1_3_2_1_20_1","volume-title":"Great Lakes Symposium on VLSI. 685\u2013690","author":"Rahman M. S.","unstructured":"M. S. Rahman et al.2023. Metrics-to-methods: Decisive reverse engineering metrics for resilient logic locking. In Great Lakes Symposium on VLSI. 685\u2013690."},{"key":"e_1_3_2_1_21_1","volume-title":"2011. Introduction to hardware security and trust","author":"Tehranipoor M.","unstructured":"M. Tehranipoor et al.2011. Introduction to hardware security and trust. Springer Science & Business Media."},{"key":"e_1_3_2_1_22_1","volume-title":"Int\u2019l Symp. on HW Oriented Security and Trust (HOST). IEEE, 137\u2013143","author":"Subramanyan P.","unstructured":"P. Subramanyan et al.2015. Evaluating the security of logic encryption algorithms. In Int\u2019l Symp. on HW Oriented Security and Trust (HOST). IEEE, 137\u2013143."},{"key":"e_1_3_2_1_23_1","volume-title":"Design Automation Conference (DAC). 83\u201389","year":"2012","unstructured":"Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu, and Ramesh Karri. 2012. Security analysis of logic obfuscation. In Design Automation Conference (DAC). 83\u201389."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_25_1","volume-title":"International On-Line Testing Symposium (IOLTS). 49\u201354","author":"Dupuis S.","unstructured":"S. Dupuis et al.2014. A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans. In International On-Line Testing Symposium (IOLTS). 49\u201354."},{"key":"e_1_3_2_1_26_1","volume-title":"USENIX Security Symposium, Vol.\u00a020","author":"Alkabani Y.","unstructured":"Y. Alkabani et al.2007. Active Hardware Metering for Intellectual Property Protection and Security.. In USENIX Security Symposium, Vol.\u00a020. 1\u201320."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Y. Xie et al.2016. Mitigating SAT attack on logic locking. In Cryptographic Hardware and Embedded Systems (CHES). 127\u2013146.","DOI":"10.1007\/978-3-662-53140-2_7"}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA","acronym":"GLSVLSI '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3660382","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3660382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:32:43Z","timestamp":1755829963000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3660382"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":27,"alternative-id":["10.1145\/3649476.3660382","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3660382","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}