{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T19:03:38Z","timestamp":1782846218152,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3660390","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"496-501","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Evolutionary Large Language Models for Hardware Security: A Comparative Survey"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5187-1269","authenticated-orcid":false,"given":"Mohammad","family":"Akyash","sequence":"first","affiliation":[{"name":"University of Central Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1646-8411","authenticated-orcid":false,"given":"Hadi","family":"M Kamali","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Central Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International Conference on Software Engineering. 345\u2013356","author":"Desai A.","unstructured":"A. Desai et al.2016. Program synthesis using natural language. In International Conference on Software Engineering. 345\u2013356."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TASC.2021.3058088","article-title":"Development of superconductor advanced integrated circuit design flow using synopsys tools","volume":"31","author":"Inamdar A.","year":"2021","unstructured":"A. Inamdar et al.2021. Development of superconductor advanced integrated circuit design flow using synopsys tools. IEEE Transactions on Applied Superconductivity 31, 5 (2021), 1\u20137.","journal-title":"IEEE Transactions on Applied Superconductivity"},{"key":"e_1_3_2_1_3_1","volume-title":"2024. On Hardware Security Bug Code Fixes By Prompting Large Language Models","author":"Ahmad B.","year":"2024","unstructured":"B. Ahmad et al.2024. On Hardware Security Bug Code Fixes By Prompting Large Language Models. IEEE Transactions on Information Forensics and Security (2024)."},{"key":"e_1_3_2_1_4_1","volume-title":"2022. Codegen: An open large language model for code with multi-turn program synthesis. arXiv preprint arXiv:2203.13474","author":"Nijkamp E.","year":"2022","unstructured":"E. Nijkamp et al.2022. Codegen: An open large language model for code with multi-turn program synthesis. arXiv preprint arXiv:2203.13474 (2022)."},{"key":"e_1_3_2_1_5_1","unstructured":"D.\u00a0Saha et al.2023. LLM for SoC Security: A Paradigm Shift. arxiv:2310.06046\u00a0[cs.CR]"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"D.\u00a0Yin et al.2023. Dynosaur: A Dynamic Growth Paradigm for Instruction-Tuning Data Curation. arxiv:2305.14327\u00a0[cs.CL]","DOI":"10.18653\/v1\/2023.emnlp-main.245"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 5th Workshop on Artificial Intelligence in Hardware Security, in conjunction with ACNS.","author":"G.","unstructured":"G.\u00a0Kokolakis et al.2024. Harnessing the Power of General-Purpose LLMs in Hardware Trojan Design. In Proceedings of the 5th Workshop on Artificial Intelligence in Hardware Security, in conjunction with ACNS."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/mlcad58807.2023.10299874"},{"key":"e_1_3_2_1_9_1","volume-title":"2022. Chain-of-thought prompting elicits reasoning in large language models. 35","year":"2022","unstructured":"J.\u00a0Wei et al.2022. Chain-of-thought prompting elicits reasoning in large language models. 35 (2022), 24824\u201324837."},{"key":"e_1_3_2_1_10_1","unstructured":"K.\u00a0Chang et al.2023. ChipGPT: How far are we from natural language hardware design. arxiv:2305.14019\u00a0[cs.AI]"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"K.\u00a0Chang et al.2024. Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework. arxiv:2403.11202\u00a0[cs.AR]","DOI":"10.1145\/3649329.3657356"},{"key":"e_1_3_2_1_12_1","unstructured":"M.\u00a0DeLorenzo et al.2024. Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS. arxiv:2402.03289\u00a0[cs.LG]"},{"key":"e_1_3_2_1_13_1","volume-title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation. In 2023 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD).","author":"M.","unstructured":"M.\u00a0Liu et al.2023. VerilogEval: Evaluating Large Language Models for Verilog Code Generation. In 2023 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_2_1_14_1","unstructured":"M.\u00a0Li et al.2024. SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model. arxiv:2401.13266\u00a0[cs.AR]"},{"key":"e_1_3_2_1_15_1","unstructured":"M.\u00a0Nair et al.2023. Generating Secure Hardware using ChatGPT Resistant to CWEs. Cryptology ePrint Archive Paper 2023\/212. https:\/\/eprint.iacr.org\/2023\/212 https:\/\/eprint.iacr.org\/2023\/212."},{"key":"e_1_3_2_1_16_1","unstructured":"M.\u00a0Orenes-Vera et al.2023. Using LLMs to Facilitate Formal Verification of RTL. arxiv:2309.09437\u00a0[cs.AR]"},{"key":"e_1_3_2_1_17_1","unstructured":"Suriya\u00a0Gunasekar et al.2023. Textbooks Are All You Need. arxiv:2306.11644\u00a0[cs.CL]"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"S.\u00a0Liu et al.2024. RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution. arxiv:2312.08617\u00a0[cs.PL]","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"e_1_3_2_1_19_1","unstructured":"S.\u00a0Paria et al.2023. DIVAS: An LLM-based End-to-End Framework for SoC Security Analysis and Policy-based Protection. arxiv:2308.06932\u00a0[cs.CR]"},{"key":"e_1_3_2_1_20_1","unstructured":"S.\u00a0Thakur et al.2023. AutoChip: Automating HDL Generation Using LLM Feedback. arxiv:2311.04887\u00a0[cs.PL]"},{"key":"e_1_3_2_1_21_1","volume-title":"2020. Language Models are Few-Shot Learners. CoRR abs\/2005.14165","year":"2020","unstructured":"Tom B.\u00a0Brown et al.2020. Language Models are Few-Shot Learners. CoRR abs\/2005.14165 (2020). arXiv:2005.14165https:\/\/arxiv.org\/abs\/2005.14165"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"W.\u00a0Fu et al.2023. LLM4SecHW: Leveraging Domain-Specific Large Language Model for Hardware Debugging. In AsianHOST.","DOI":"10.1109\/AsianHOST59942.2023.10409307"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"W.\u00a0Fang et al.2024. AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs. arxiv:2402.00386\u00a0[cs.AR]","DOI":"10.1109\/LAD62341.2024.10691792"},{"key":"e_1_3_2_1_24_1","unstructured":"X.\u00a0Meng et al.2023. Unlocking Hardware Security Assurance: The Potential of LLMs. arxiv:2308.11042\u00a0[cs.CR]"},{"key":"e_1_3_2_1_25_1","unstructured":"Y.\u00a0Lu et al.2023. RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model. arxiv:2308.05345\u00a0[cs.LG]"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Y.\u00a0Tsai et al.2024. RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models. arxiv:2311.16543\u00a0[cs.AR]","DOI":"10.1145\/3649329.3657353"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Z.\u00a0He et al.2024. ChatEDA: A Large Language Model Powered Autonomous Agent for EDA. arxiv:2308.10204\u00a0[cs.AR]","DOI":"10.1109\/MLCAD58807.2023.10299852"},{"key":"e_1_3_2_1_28_1","unstructured":"Z.\u00a0Zhang et al.2023. LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation. arxiv:2310.04535\u00a0[cs.LG]"},{"key":"e_1_3_2_1_29_1","unstructured":"M.\u00a0Liu et al.2023. ChipNeMo: Domain-Adapted LLMs for Chip Design. arxiv:2311.00176\u00a0[cs.CL]"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"e_1_3_2_1_31_1","volume-title":"2021. Program synthesis with large language models. arXiv preprint arXiv:2108.07732","author":"Austin J.","year":"2021","unstructured":"J. Austin et al.2021. Program synthesis with large language models. arXiv preprint arXiv:2108.07732 (2021)."},{"key":"e_1_3_2_1_32_1","volume-title":"2024. Is your code generated by chatgpt really correct? rigorous evaluation of large language models for code generation. Advances in Neural Information Processing Systems 36","author":"Liu J.","year":"2024","unstructured":"J. Liu et al.2024. Is your code generated by chatgpt really correct? rigorous evaluation of large language models for code generation. Advances in Neural Information Processing Systems 36 (2024)."},{"key":"e_1_3_2_1_33_1","volume-title":"XInternational Conference on Computer-Aided Design. 1\u20139.","author":"Azar K. Z.","unstructured":"K. Z. Azar et al.2020. NNgSAT: Neural network guided SAT attack on logic locked complex structures. In XInternational Conference on Computer-Aided Design. 1\u20139."},{"key":"e_1_3_2_1_34_1","first-page":"1","article-title":"Fuzz, penetration, and ai testing for soc security verification: Challenges and solutions","volume":"2022","author":"Azar K. Z.","year":"2022","unstructured":"K. Z. Azar et al.2022. Fuzz, penetration, and ai testing for soc security verification: Challenges and solutions. Cryptology ePrint Archive 2022, 394 (2022), 1\u201322.","journal-title":"Cryptology ePrint Archive"},{"key":"e_1_3_2_1_35_1","volume-title":"Prefix-tuning: Optimizing continuous prompts for generation. arXiv preprint arXiv:2101.00190","year":"2021","unstructured":"Xiang\u00a0Lisa Li and Percy Liang. 2021. Prefix-tuning: Optimizing continuous prompts for generation. arXiv preprint arXiv:2101.00190 (2021)."},{"key":"e_1_3_2_1_36_1","volume-title":"2021. Evaluating large language models trained on code. arXiv preprint arXiv:2107.03374","author":"Chen M.","year":"2021","unstructured":"M. Chen, et al.2021. Evaluating large language models trained on code. arXiv preprint arXiv:2107.03374 (2021)."},{"key":"e_1_3_2_1_37_1","volume-title":"2024. (Security) Assertions by Large Language Models","author":"Kande R.","year":"2024","unstructured":"R. Kande et al.2024. (Security) Assertions by Large Language Models. IEEE Transactions on Information Forensics and Security (2024)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1561\/2500000010"},{"key":"e_1_3_2_1_39_1","volume-title":"2020. Codebleu: a method for automatic evaluation of code synthesis. arXiv preprint arXiv:2009.10297","author":"Ren S.","year":"2020","unstructured":"S. Ren et al.2020. Codebleu: a method for automatic evaluation of code synthesis. arXiv preprint arXiv:2009.10297 (2020)."},{"key":"e_1_3_2_1_40_1","volume-title":"Asia and South Pacific Design Automation Conference. 585\u2013590","author":"Shi S.","unstructured":"S. Shi et al.2023. Sechls: Enabling security awareness in high-level synthesis. In Asia and South Pacific Design Automation Conference. 585\u2013590."},{"key":"e_1_3_2_1_41_1","volume-title":"2023. Verigen: A large language model for verilog code generation. ACM Transactions on Design Automation of Electronic Systems","author":"Thakur S.","year":"2023","unstructured":"S. Thakur et al.2023. Verigen: A large language model for verilog code generation. ACM Transactions on Design Automation of Electronic Systems (2023)."},{"key":"e_1_3_2_1_42_1","volume-title":"2024. Circuit Transformer: End-to-end Circuit Design by Predicting the Next Gate. arXiv preprint arXiv:2403.13838","author":"Li X.","year":"2024","unstructured":"X. Li et al.2024. Circuit Transformer: End-to-end Circuit Design by Predicting the Next Gate. arXiv preprint arXiv:2403.13838 (2024)."}],"event":{"name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA","acronym":"GLSVLSI '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3660390","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3660390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:29:01Z","timestamp":1755829741000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3660390"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":42,"alternative-id":["10.1145\/3649476.3660390","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3660390","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}