{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:02:36Z","timestamp":1755907356552,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T00:00:00Z","timestamp":1718150400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100006374","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2228239"],"award-info":[{"award-number":["2228239"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,12]]},"DOI":"10.1145\/3649476.3660392","type":"proceedings-article","created":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:29:41Z","timestamp":1718022581000},"page":"633-638","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Energy Harvesting-assisted Ultra-Low-Power Processing-in-Memory Accelerator for ML Applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1861-249X","authenticated-orcid":false,"given":"Sanket","family":"Shukla","sequence":"first","affiliation":[{"name":"George Mason University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1430-5070","authenticated-orcid":false,"given":"Sathwika","family":"Bavikadi","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, George Mason University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4417-2387","authenticated-orcid":false,"given":"Sai Manoj","family":"Pudukotai Dinakarrao","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, George Mason University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,12]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/AICAS51828.2021.9458575"},{"key":"e_1_3_2_1_2_1","volume-title":"Heterogeneous Multi-Functional Look-Up-Table-based Processing-in-Memory Architecture for Deep Learning Acceleration. In International Symposium on Quality Electronic Design (ISQED).","author":"Bavikadi Sathwika","year":"2023","unstructured":"Sathwika Bavikadi, Purab\u00a0Ranjan Sutradhar, Amlan Ganguly, and Sai Manoj\u00a0Pudukotai Dinakarrao. 2023. Heterogeneous Multi-Functional Look-Up-Table-based Processing-in-Memory Architecture for Deep Learning Acceleration. In International Symposium on Quality Electronic Design (ISQED)."},{"key":"e_1_3_2_1_3_1","volume-title":"Reconfigurable Processing-in-Memory Architecture for Data Intensive Applications. In Int. Conf. on VLSI Design (VLSID).","author":"Bavikadi Sathwika","year":"2024","unstructured":"Sathwika Bavikadi, Purab\u00a0Ranjan Sutradhar, Amlan Ganguly, and Sai Manoj\u00a0Pudukotai Dinakarrao. 2024. Reconfigurable Processing-in-Memory Architecture for Data Intensive Applications. In Int. Conf. on VLSI Design (VLSID)."},{"doi-asserted-by":"crossref","unstructured":"Sathwika Bavikadi Purab\u00a0Ranjan Sutradhar Khaled\u00a0N. Khasawneh Amlan Ganguly and Sai\u00a0Manoj Pudukotai\u00a0Dinakarrao. 2020. A Review of In-Memory Computing Architectures for Machine Learning Applications.","key":"e_1_3_2_1_4_1","DOI":"10.1145\/3386263.3407649"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/HPCA.2016.7446095"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/3450494"},{"volume-title":"An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks. In IEEE International Symposium on Circuits and Systems.","author":"D.","unstructured":"A.\u00a0D.\u00a0Patil et al.2019. An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks. In IEEE International Symposium on Circuits and Systems.","key":"e_1_3_2_1_7_1"},{"volume-title":"LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator. In ACM\/IEEE Design Automation Conference (DAC).","author":"Q.","unstructured":"Q.\u00a0Deng et al.2019. LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator. In ACM\/IEEE Design Automation Conference (DAC).","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/JSSC.2019.2963616"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/3123939.3124544"},{"volume-title":"International Symposium on Quality Electronic Design (ISQED).","author":"Ganguly A.","unstructured":"A. Ganguly, R. Muralidhar, and V. Singh. 2019. Towards Energy Efficient non-von Neumann Architectures for Deep Learning. In International Symposium on Quality Electronic Design (ISQED).","key":"e_1_3_2_1_11_1"},{"unstructured":"Graham Gobieski Brandon Lucia and Nathan Beckmann. [n. d.]. Intelligence Beyond the Edge: Inference on Intermittent Embedded Systems. In Architectural Support for Programming Languages and Operating Systems(ASPLOS \u201919).","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","volume-title":"Azana Hafizah\u00a0Mohd Aman, and Amjed\u00a0Sid Ahmed","author":"Hassan Rosilah","year":"2020","unstructured":"Rosilah Hassan, Faizan Qamar, Mohammad\u00a0Kamrul Hasan, Azana Hafizah\u00a0Mohd Aman, and Amjed\u00a0Sid Ahmed. 2020. Internet of Things and Its Applications: A Comprehensive Survey. Symmetry (2020)."},{"key":"e_1_3_2_1_14_1","volume-title":"MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. ArXiv","author":"Howard G.","year":"2017","unstructured":"Andrew\u00a0G. Howard, Menglong Zhu, Bo Chen, D. Kalenichenko, Weijun Wang, Tobias Weyand, Marco Andreetto, and Hartwig Adam. 2017. MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. ArXiv (2017)."},{"key":"e_1_3_2_1_15_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE.","author":"Islam Sahidul","year":"2022","unstructured":"Sahidul Islam, Jieren Deng, Shanglin Zhou, Chen Pan, Caiwen Ding, and Mimi Xie. 2022. Enabling fast deep learning on tiny energy-harvesting IoT devices. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE."},{"key":"e_1_3_2_1_16_1","volume-title":"Enabling Technologies, Security and Privacy, and Applications","author":"Lin Jie","year":"2017","unstructured":"Jie Lin, Wei Yu, Nan Zhang, Xinyu Yang, Hanlin Zhang, and Wei Zhao. 2017. A Survey on Internet of Things: Architecture, Enabling Technologies, Security and Privacy, and Applications. IEEE Internet of Things Journal (2017)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/COMST.2019.2962526"},{"key":"e_1_3_2_1_18_1","volume-title":"Split computing and early exiting for deep learning applications: Survey and research challenges. Comput. Surveys","author":"Matsubara Yoshitomo","year":"2022","unstructured":"Yoshitomo Matsubara, Marco Levorato, and Francesco Restuccia. 2022. Split computing and early exiting for deep learning applications: Survey and research challenges. Comput. Surveys (2022)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/PerComWorkshops48775.2020.9156195"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/2540708.2540725"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/ISVLSI.2017.124"},{"key":"e_1_3_2_1_22_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Shukla Sanket","year":"2023","unstructured":"Sanket Shukla, Setareh Rafatirad, Houman Homayoun, and Sai Manoj\u00a0Pudukotai Dinakarrao. 2023. Federated Learning with Heterogeneous Models for On-device Malware Detection in IoT Networks. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/DAC18074.2021.9586330"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/ICCD53106.2021.00049"},{"key":"e_1_3_2_1_25_1","first-page":"2","article-title":"2020. pPIM","volume":"19","author":"Sutradhar R.","year":"2020","unstructured":"P.\u00a0R. Sutradhar, M. Connolly, S. Bavikadi, S.\u00a0M. Pudukotai Dinakarrao, M.\u00a0A. Indovina, and A. Ganguly. 2020. pPIM: A Programmable Processor-in-Memory Architecture With Precision-Scaling for Deep Learning. IEEE Computer Architecture Letters 19, 2 (2020), 118\u2013121.","journal-title":"IEEE Computer Architecture Letters"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/3274783.3274854"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1109\/ISQED51717.2021.9424308"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '24","name":"GLSVLSI '24: Great Lakes Symposium on VLSI 2024","location":"Clearwater FL USA"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2024"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3660392","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649476.3660392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:28:50Z","timestamp":1755829730000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649476.3660392"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,12]]},"references-count":27,"alternative-id":["10.1145\/3649476.3660392","10.1145\/3649476"],"URL":"https:\/\/doi.org\/10.1145\/3649476.3660392","relation":{},"subject":[],"published":{"date-parts":[[2024,6,12]]},"assertion":[{"value":"2024-06-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}