{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T15:40:04Z","timestamp":1755877204331,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":72,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T00:00:00Z","timestamp":1717027200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"2153749"},{"name":"2001124"},{"name":"2314681"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,5,30]]},"DOI":"10.1145\/3650200.3656605","type":"proceedings-article","created":{"date-parts":[[2024,6,3]],"date-time":"2024-06-03T14:11:54Z","timestamp":1717423914000},"page":"176-187","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Soft Error Resilience at Near-Zero Cost"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9689-2725","authenticated-orcid":false,"given":"Jianping","family":"Zeng","sequence":"first","affiliation":[{"name":"Purdue University, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0578-6084","authenticated-orcid":false,"given":"Shao-Yu","family":"Huang","sequence":"additional","affiliation":[{"name":"Purdue University, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2488-0693","authenticated-orcid":false,"given":"Jiuyang","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6422-6549","authenticated-orcid":false,"given":"Changhee","family":"Jung","sequence":"additional","affiliation":[{"name":"Purdue University, USA"}]}],"member":"320","published-online":{"date-parts":[[2024,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339691"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614304"},{"key":"e_1_3_2_1_3_1","volume-title":"principles, techniques. Addison wesley 7, 8","author":"Aho V","year":"1986","unstructured":"Alfred\u00a0V Aho, Ravi Sethi, and Jeffrey\u00a0D Ullman. 1986. Compilers, principles, techniques. Addison wesley 7, 8 (1986), 9."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00044"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00032"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_7_1","unstructured":"David\u00a0F Bacon. 2022. Detection and Prevention of Silent Data Corruption in an Exabyte-scale Database System. (2022)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870333"},{"key":"e_1_3_2_1_11_1","volume-title":"2013 Symposium on VLSI Circuits. IEEE, C132\u2013C133","author":"Chen Wei","year":"2013","unstructured":"Wei Chen, Szu-Liang Chen, Siufu Chiu, Raghuraman Ganesan, Venkata Lukka, Wei\u00a0Wing Mar, and Stefan Rusu. 2013. A 22nm 2.5 MB slice on-die L3 cache for the next generation Xeon\u00ae processor. In 2013 Symposium on VLSI Circuits. IEEE, C132\u2013C133."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3202861"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00035"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS54340.2022.00012"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358279"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589098"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6495002"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898054"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2793098"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203792"},{"key":"e_1_3_2_1_21_1","volume-title":"Tolerating silent data corruption in opaque preconditioners. arXiv preprint arXiv:1404.5552","author":"Elliott James","year":"2014","unstructured":"James Elliott, Mark Hoemmen, and Frank Mueller. 2014. Tolerating silent data corruption in opaque preconditioners. arXiv preprint arXiv:1404.5552 (2014)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126937"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263960"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_25_1","volume-title":"RTailor: Parameterizing Soft Error Resilience for Mixed-Criticality Real-Time Systems. In 2023 IEEE Real-Time Systems Symposium (RTSS). IEEE.","author":"Huang Shao-Yu","year":"2023","unstructured":"Shao-Yu Huang, Jianping Zeng, Xuanliang Deng, Sen Wang, Ashrarul\u00a0Haq Sifat, Burhanuddin Bharmal, Jiabin Huang, Ryan Williams, Haibo Zeng, and Changhee Jung. 2023. RTailor: Parameterizing Soft Error Resilience for Mixed-Criticality Real-Time Systems. In 2023 IEEE Real-Time Systems Symposium (RTSS). IEEE."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00051"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446698"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3502181.3531474"},{"volume-title":"Technical Report.","author":"Karlin Ian","key":"e_1_3_2_1_29_1","unstructured":"Ian Karlin, Jeff Keasler, and J\u00a0Robert Neely. 2013. Lulesh 2.0 updates and changes. Technical Report. Lawrence Livermore National Lab.(LLNL), Livermore, CA."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"e_1_3_2_1_31_1","volume-title":"Apple Silicon Performance in Scientific Computing. In IEEE High Performance Extreme Computing Conference. 1\u201310","author":"Kenyon Connor","year":"2022","unstructured":"Connor Kenyon and Collin Capano. 2022. Apple Silicon Performance in Scientific Computing. In IEEE High Performance Extreme Computing Conference. 1\u201310."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386033"},{"key":"e_1_3_2_1_33_1","unstructured":"Kevin Krewell. 2012. Cortex-A53 Is ARM\u2019s next little thing. Microprocessor Report 11 5 (2012) 12\u20132."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901339"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.100"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854059"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_38_1","unstructured":"ARM Limited. 2019. ARM Cortex A77. \"https:\/\/www.arm.com\/products\/silicon-ip-cpu\/cortex-a\/cortex-a77\"."},{"volume-title":"Cortex-a76 technique reference manual. https:\/\/developer.arm.com\/Processors\/Cortex-A76","author":"ARM limited Corporation","key":"e_1_3_2_1_39_1","unstructured":"ARM limited Corporation. 2019. Cortex-a76 technique reference manual. https:\/\/developer.arm.com\/Processors\/Cortex-A76."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00029"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2016.7547183"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/3014904.3014931"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195668"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2930667"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/223428.207132"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2021.07.021"},{"key":"e_1_3_2_1_47_1","volume-title":"Will physical scalability sabotage performance gains?Computer 30, 9","author":"Matzke Doug","year":"1997","unstructured":"Doug Matzke. 1997. Will physical scalability sabotage performance gains?Computer 30, 9 (1997), 37\u201339."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.99"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2491967"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3285094"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991120"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3002947"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482078"},{"key":"e_1_3_2_1_57_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 533\u2013538","author":"So Hwisoo","year":"2018","unstructured":"Hwisoo So, Moslem Didehban, Yohan Ko, Aviral Shrivastava, and Kyoungwoo Lee. 2018. EXPERT: Effective and flexible error protection by redundant multithreading. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 533\u2013538."},{"key":"e_1_3_2_1_58_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1559\u20131562","author":"So Hwisoo","year":"2019","unstructured":"Hwisoo So, Moslem Didehban, Aviral Shrivastava, and Kyoungwoo Lee. 2019. A software-level redundant multithreading for soft\/hard error detection and recovery. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1559\u20131562."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3055451"},{"key":"e_1_3_2_1_60_1","volume-title":"XSBench-the development and verification of a performance abstraction for Monte Carlo reactor analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR)","author":"Tramm R","year":"2014","unstructured":"John\u00a0R Tramm, Andrew\u00a0R Siegel, Tanzima Islam, and Martin Schulz. 2014. XSBench-the development and verification of a performance abstraction for Monte Carlo reactor analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR) (2014)."},{"key":"e_1_3_2_1_61_1","unstructured":"Gaurang\u00a0R Upasani. 2016. Soft error mitigation techniques for future chip multiprocessors. Ph.\u00a0D. Dissertation. Universitat Polit\u00e8cnica de Catalunya."},{"key":"e_1_3_2_1_62_1","first-page":"188","article-title":"ReStore: Symptom-based soft error detection in microprocessors. Dependable and Secure Computing","volume":"3","author":"Wang J","year":"2006","unstructured":"Nicholas\u00a0J Wang and Sanjay\u00a0J Patel. 2006. ReStore: Symptom-based soft error detection in microprocessors. Dependable and Secure Computing, IEEE Transactions on 3, 3 (2006), 188\u2013201.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006723"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838333"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724591"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.14"},{"key":"e_1_3_2_1_67_1","volume-title":"ReplayCache: Enabling Volatile Cachesfor Energy Harvesting Systems. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 170\u2013182","author":"Zeng Jianping","year":"2021","unstructured":"Jianping Zeng, Jongouk Choi, Xinwei Fu, Ajay\u00a0Paddayuru Shreepathi, Dongyoon Lee, Changwoo Min, and Changhee Jung. 2021. ReplayCache: Enabling Volatile Cachesfor Energy Harvesting Systems. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 170\u2013182."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623772"},{"key":"e_1_3_2_1_69_1","volume-title":"Turnpike: Lightweight Soft Error Resilience for In-Order Cores. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 654\u2013666","author":"Zeng Jianping","year":"2021","unstructured":"Jianping Zeng, Hongjune Kim, Jaejin Lee, and Changhee Jung. 2021. Turnpike: Lightweight Soft Error Resilience for In-Order Cores. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 654\u2013666."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00074"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00030"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623781"}],"event":{"name":"ICS '24: 2024 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Kyoto Japan","acronym":"ICS '24"},"container-title":["Proceedings of the 38th ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3650200.3656605","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3650200.3656605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T15:23:30Z","timestamp":1755876210000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3650200.3656605"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,30]]},"references-count":72,"alternative-id":["10.1145\/3650200.3656605","10.1145\/3650200"],"URL":"https:\/\/doi.org\/10.1145\/3650200.3656605","relation":{},"subject":[],"published":{"date-parts":[[2024,5,30]]},"assertion":[{"value":"2024-06-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}