{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:49:00Z","timestamp":1755802140624,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,20]],"date-time":"2023-10-20T00:00:00Z","timestamp":1697760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,20]]},"DOI":"10.1145\/3650400.3650438","type":"proceedings-article","created":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T08:33:18Z","timestamp":1713342798000},"page":"232-237","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A 7-bit High linearity Phase Interpolator with Multi-order Coefficient Approximation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-7924-9228","authenticated-orcid":false,"given":"Kaili","family":"Li","sequence":"first","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Tianjin University of Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8480-8362","authenticated-orcid":false,"given":"Guangjun","family":"Ren","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Tianjin University of Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4586-3067","authenticated-orcid":false,"given":"Shengming","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Tianjin University of Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"21","volume-title":"IEEE Solid-State Circuits Letters, (March 2019","author":"Lee Y.","year":"1880","unstructured":"Y. Lee, Y. Choi, J. Choi and C. Kim. 2019. 24-Gb\/s Input-Data-Independent Clock and Data Recovery Utilizing Bit-Efficient Braid Clock Signaling With Fixed Embedded Transition for 8K-UHD Intrapanel Interface. in IEEE Solid-State Circuits Letters, (March 2019), 21-24. https:\/\/ieeexplore.ieee.org\/document\/8718803."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC53507.2021.9613919"},{"key":"e_1_3_2_1_3_1","first-page":"73","volume-title":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference","author":"Kreienkamp R.","unstructured":"R. Kreienkamp, U. Langmann, C. Zimmermann and T. Aoyama. 2005. A 10-Gb\/s CMOS clock and data recovery circuit with an analog phase interpolator. Proceedings of the IEEE 2003 Custom Integrated Circuits Conference. San Jose, CA, USA, 73-76. https:\/\/ieeexplore.ieee.org\/document\/1249362."},{"key":"e_1_3_2_1_4_1","first-page":"12","article-title":"A 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"F.","year":"2006","unstructured":"Bulzacchelli, John F., 2006. A 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver in 90-nm CMOS technology. IEEE Journal of Solid-State Circuits 41.12 (December 2006), 2885-2900. https:\/\/ieeexplore.ieee.org\/document\/4014602.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_5_1","first-page":"790","volume-title":"IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","author":"Chowdhury A. R.","unstructured":"A. R. Chowdhury, N. Wary and P. Mandal. 2019. A Regulated-Cascode Based Current-Integrating TIA RX with 1-tap Speculative Adaptive DFE. IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS), Dallas, TX, USA, 790-793. https:\/\/ieeexplore.ieee.org\/document\/8885175."},{"key":"e_1_3_2_1_6_1","article-title":"A 56-Gbps PAM-4 Wireline Receiver With 4-Tap Direct DFE Employing Dynamic CML Comparators in 65 nm CMOS","author":"Wang D.","year":"2022","unstructured":"D. Wang 2022. A 56-Gbps PAM-4 Wireline Receiver With 4-Tap Direct DFE Employing Dynamic CML Comparators in 65 nm CMOS. in IEEE Transactions on Circuits and Systems I: Regular Papers, 1027-1040 (March 2022). https:\/\/ieeexplore.ieee.org\/document\/9612712.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers, 1027-1040"},{"key":"e_1_3_2_1_7_1","article-title":"A 16-Gb\/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology","author":"R.","year":"2012","unstructured":"Gangasani, Gautam R., 2012. A 16-Gb\/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology. IEEE Journal of Solid-State Circuits, (August 2012), 1828-1841. https:\/\/ieeexplore.ieee.org\/document\/6244847.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_8_1","first-page":"81","volume-title":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","author":"Ismail A.","unstructured":"A. Ismail, S. Ibrahim and M. Dessouky. 2014. A 8 Gbps 0.67mW 1 tap current integrating DFE in 40nm CMOS. 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), College Station, TX, USA, 81-84. https:\/\/ieeexplore.ieee.org\/document\/6908357."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Monaco Enrico 2017. 2\u201311 GHz 7-bit high-linearity phase rotator based on wideband injection-locking multi-phase generation for high-speed serial links in 28-nm CMOS FDSOI. IEEE Journal of Solid-State Circuits (July 2017) 1739-1752. https:\/\/ieeexplore.ieee.org\/document\/7944665.","DOI":"10.1109\/JSSC.2017.2702742"},{"key":"e_1_3_2_1_10_1","article-title":"A very high linearity twin phase interpolator with a low-noise and wideband delta quadrature DLL for high-speed data link clocking","author":"Kinget R.","year":"2023","unstructured":"Wang, Zhaowen, and Peter R. Kinget. 2023. A very high linearity twin phase interpolator with a low-noise and wideband delta quadrature DLL for high-speed data link clocking. IEEE Journal of Solid-State Circuits, (April 2023), 1172-1184. https:\/\/ieeexplore.ieee.org\/document\/9861379.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","author":"Buhr S.","unstructured":"S. Buhr, C. Hoyer, M. Krei\u00dfig and F. Ellinger. 2020. A 10 Bit Phase-Interpolator-Based Digital-to-Phase Converter for Accurate Time Synchronization in Ethernet Applications. 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Glasgow, UK, 1-4. https:\/\/ieeexplore.ieee.org\/document\/9294824."}],"event":{"name":"EITCE 2023: 2023 7th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2023","location":"Xiamen China"},"container-title":["Proceedings of the 2023 7th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3650400.3650438","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3650400.3650438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T05:09:06Z","timestamp":1755752946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3650400.3650438"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,20]]},"references-count":11,"alternative-id":["10.1145\/3650400.3650438","10.1145\/3650400"],"URL":"https:\/\/doi.org\/10.1145\/3650400.3650438","relation":{},"subject":[],"published":{"date-parts":[[2023,10,20]]},"assertion":[{"value":"2024-04-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}