{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:45:16Z","timestamp":1755801916080,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,20]],"date-time":"2023-10-20T00:00:00Z","timestamp":1697760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,20]]},"DOI":"10.1145\/3650400.3650628","type":"proceedings-article","created":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T08:33:18Z","timestamp":1713342798000},"page":"1357-1363","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Hardware Backup Dual-Core Lockstep for Error Checking and Recovery"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-3875-7945","authenticated-orcid":false,"given":"Zheng","family":"Xu","sequence":"first","affiliation":[{"name":"The 58th Research Institute of China Electronics Technology Group Corporation, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2915-3069","authenticated-orcid":false,"given":"Xinjie","family":"Zhou","sequence":"additional","affiliation":[{"name":"The 58th Research Institute of China Electronics Technology Group Corporation, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7126-6096","authenticated-orcid":false,"given":"Zhiqiang","family":"Xiao","sequence":"additional","affiliation":[{"name":"The 58th Research Institute of China Electronics Technology Group Corporation, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2018.00034"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1088\/1757-899X\/1038\/1\/012020"},{"key":"e_1_3_2_1_3_1","unstructured":"Stefan Poledna. 1996. Fault-Tolerant Real-Time Systems: The Problem of Replica Determinism. ISBN 9780585295800."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56258-2_17"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"M. Pe\u00f1a-Fern\u00e1ndez A. Serrano-Cases and A. Lindoso. 2019. Dual-Core Lockstep enhanced with redundant multithread support and control-flow error detection. Microelectronics Reliability 100\u2013101(2019). https:\/\/doi.org\/10.1016\/j.microrel.2019.113447.","DOI":"10.1016\/j.microrel.2019.113447"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12020464"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","unstructured":"Andrea Floridia and Ernesto Sanchez. 2020. On-line self-test mechanism for Dual-Core Lockstep System-on-Chips. Microelectronics Reliability 112(2020). https:\/\/doi.org\/10.1016\/j.microrel.2020.113770.","DOI":"10.1016\/j.microrel.2020.113770"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114297"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.55"},{"volume-title":"Security and Fault tolerance Technique for Industrial Microcontroller","author":"Chen Qun","key":"e_1_3_2_1_10_1","unstructured":"Qun Chen. 2020. Security and Fault tolerance Technique for Industrial Microcontroller. M.A. Faculty of Information and Electronic Engineering, Zhejiang University."},{"key":"e_1_3_2_1_11_1","unstructured":"Andrew Waterman Krste Asanovi. 2019. The RISC-V Instruction Set Manual Volume I: User-Level ISA Document Version 20191214-draft."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1515\/9781400882618-003"}],"event":{"name":"EITCE 2023: 2023 7th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2023","location":"Xiamen China"},"container-title":["Proceedings of the 2023 7th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3650400.3650628","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3650400.3650628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T05:11:28Z","timestamp":1755753088000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3650400.3650628"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,20]]},"references-count":12,"alternative-id":["10.1145\/3650400.3650628","10.1145\/3650400"],"URL":"https:\/\/doi.org\/10.1145\/3650400.3650628","relation":{},"subject":[],"published":{"date-parts":[[2023,10,20]]},"assertion":[{"value":"2024-04-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}