{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:46:14Z","timestamp":1755801974999,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,20]],"date-time":"2023-10-20T00:00:00Z","timestamp":1697760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,20]]},"DOI":"10.1145\/3650400.3650643","type":"proceedings-article","created":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T08:33:18Z","timestamp":1713342798000},"page":"1447-1452","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Design and Implementation of Memory Management Unit for LoongArch Architecture"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3901-7104","authenticated-orcid":false,"given":"Lin","family":"Chen","sequence":"first","affiliation":[{"name":"School of Information Science, Beijing Language and Culture University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7994-7058","authenticated-orcid":false,"given":"Xiao","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Information Science, Beijing Language and Culture University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Integration issues of a run-time configurable memory management unit to a RISC processor on FPGA [J]. Microprocessors and microsystems","author":"Ahonen Vida","year":"2017","unstructured":"Shamani, Farid; Sevom, Vida Fakour; Ahonen, Tapani; Nurmi, Jari. Integration issues of a run-time configurable memory management unit to a RISC processor on FPGA [J]. Microprocessors and microsystems, 2017, Vol.49: 179-191."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1088\/1742-6596\/2450\/1\/012058"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/JSYST.2020.2975673"},{"key":"e_1_3_2_1_4_1","volume-title":"2019 IEEE 2nd International Conference on Computer and Communication Engineering Technology (CCET) [C]","author":"Dianfu Ma Hongwei","year":"2019","unstructured":"Hongwei Yang; Dianfu Ma. Formal Design and Verification of Memory Management Unit Microprocessor [A]. 2019 IEEE 2nd International Conference on Computer and Communication Engineering Technology (CCET) [C], 2019."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1016\/0165-6074(88)90134-2"},{"key":"e_1_3_2_1_6_1","volume-title":"EITCE '22: Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering [C]","author":"Ziyan Wang Lin","year":"2022","unstructured":"Lin Chen; Xiao Ma; Xiang Ji; Ziyan Wang. Design and Implementation of A Cache Adapted to the LoongArch Architecturert [A]. EITCE '22: Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering [C], 2022."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/3528102"},{"key":"e_1_3_2_1_8_1","volume-title":"3rd International Conference on Internet of Things & Embedded Systems (IoTE 2022)","author":"Chrystel Nicolas","year":"2022","unstructured":"Nicolas Dejon; Chrystel Gaber; Gilles Grimaud. From MMU to MPU: adaptation of the Pip kernel to constrained devices [A]. 3rd International Conference on Internet of Things & Embedded Systems (IoTE 2022) [C], 2022."},{"issue":"8","key":"e_1_3_2_1_9_1","first-page":"968","article-title":"MMU Simulation in Hardware Simulator Based-on State Transition Models [J]. International Journal of Computer, Electrical, Automation","volume":"5","author":"Yang Zhang","year":"2011","unstructured":"Zhang Xiuping; Yang Guowu; Zheng Desheng. MMU Simulation in Hardware Simulator Based-on State Transition Models [J]. International Journal of Computer, Electrical, Automation, Control and Information Engineering, 2011, Vol.5(8): 968-972.","journal-title":"Control and Information Engineering"},{"key":"e_1_3_2_1_10_1","volume-title":"HIGH TECHNOLOGY LETTERS (ENGLISH EDITION)","volume":"27","author":"Zhu Song","year":"2003","unstructured":"Song Chuanhua*; Cheng Xu*; Zhu Dexin*. The MMU Implementation of Unity-1 Microprocessor [J]. HIGH TECHNOLOGY LETTERS (ENGLISH EDITION), 2003, Vol.9Part4(4): 27-27."}],"event":{"acronym":"EITCE 2023","name":"EITCE 2023: 2023 7th International Conference on Electronic Information Technology and Computer Engineering","location":"Xiamen China"},"container-title":["Proceedings of the 2023 7th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3650400.3650643","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3650400.3650643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T05:06:17Z","timestamp":1755752777000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3650400.3650643"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,20]]},"references-count":10,"alternative-id":["10.1145\/3650400.3650643","10.1145\/3650400"],"URL":"https:\/\/doi.org\/10.1145\/3650400.3650643","relation":{},"subject":[],"published":{"date-parts":[[2023,10,20]]},"assertion":[{"value":"2024-04-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}