{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T11:10:02Z","timestamp":1755861002764,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,11,24]],"date-time":"2023-11-24T00:00:00Z","timestamp":1700784000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,11,24]]},"DOI":"10.1145\/3653081.3653225","type":"proceedings-article","created":{"date-parts":[[2024,5,4]],"date-time":"2024-05-04T00:13:02Z","timestamp":1714781582000},"page":"855-860","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Design and Implementation of CSR Based on LoongArch and Interruption Exception Support"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7994-7058","authenticated-orcid":false,"given":"Xiao","family":"Ma","sequence":"first","affiliation":[{"name":"School of Information Science, Beijing Language and Culture University, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3901-7104","authenticated-orcid":false,"given":"Lin","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Information Science, Beijing Language and Culture University, China"}]}],"member":"320","published-online":{"date-parts":[[2024,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/2450\/1\/012058"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.542"},{"key":"e_1_3_2_1_3_1","volume-title":"EITCE '22: Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering [C]","author":"Ziyan Wang Lin","year":"2022","unstructured":"Lin Chen; Xiao Ma; Xiang Ji; Ziyan Wang. Design and Implementation of A Cache Adapted to the LoongArch Architecturert [A]. EITCE '22: Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering [C], 2022."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2011.2175227"},{"key":"e_1_3_2_1_5_1","first-page":"3766","article-title":"A High Performance 32-Bit Microcontroller for Realtime Applications [J]","volume":"74","author":"Masafumi","year":"1991","unstructured":"Masafumi TAKAHASHI; Yasuo YAMADA; Emi KANEKO; Shinichi YOSHIOKA; Haruyuki TAGO. A High Performance 32-Bit Microcontroller for Realtime Applications [J]. IEICE Transactions on Electronics, 1991, E74-C: 3766-3774.","journal-title":"IEICE Transactions on Electronics"},{"key":"e_1_3_2_1_6_1","first-page":"212","volume-title":"Computer Principles and Design in Verilog HDL","author":"Li Yamin","year":"2016","unstructured":"Yamin Li.8. Design of Pipelined CPU with Precise Interrupt in Verilog HDL [J]. Computer Principles and Design in Verilog HDL, 2016, : 212-265."},{"key":"e_1_3_2_1_7_1","volume-title":"Improving the Precise Interrupt Mechanism of Software-Managed TLB Miss Handlers [A]. High performance computing [C]","author":"Bruce Jacob Aamer","year":"2001","unstructured":"Aamer Jaleel; Bruce Jacob. Improving the Precise Interrupt Mechanism of Software-Managed TLB Miss Handlers [A]. High performance computing [C], 2001."},{"key":"e_1_3_2_1_8_1","volume-title":"2023 42nd Chinese Control Conference (CCC)[C]","author":"Yagang Jiachen","year":"2023","unstructured":"Jiachen Chang; Yagang Wang; Qinggang Meng; Qingli Li. Implementation of Thread Local Storage Optimization Method Based on LoongArch [A]. 2023 42nd Chinese Control Conference (CCC)[C], 2023."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Aaron Elson Phangestu; Ir. Totok Mujiono; M.I. Kom; St Ahmad Zaini.Five-Stage Pipelined 32-Bit RISC-V Base Integer Instruction Set Architecture Soft Microprocessor Core in VHDL[A].2022 International Seminar on Intelligent Technology and Its Applications (ISITIA) [C] 2022.","DOI":"10.1109\/ISITIA56226.2022.9855292"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1002\/9781118841105.ch8"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.77"},{"key":"e_1_3_2_1_12_1","volume-title":"Global Journal of Computer Science and Technology (GJCST)","author":"Saeed Abdulraqeb Abdullah","year":"2015","unstructured":"Abdulraqeb Abdullah Saeed Abdo; Liu Yijun. Design of a Five Stage Pipeline CPU with Interruption System [J]. Global Journal of Computer Science and Technology (GJCST), 2015, Vol.15(2)."}],"event":{"name":"IoTAAI 2023: 2023 5th International Conference on Internet of Things, Automation and Artificial Intelligence","acronym":"IoTAAI 2023","location":"Nanchang China"},"container-title":["Proceedings of the 2023 5th International Conference on Internet of Things, Automation and Artificial Intelligence"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3653081.3653225","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3653081.3653225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T10:55:08Z","timestamp":1755860108000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3653081.3653225"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,24]]},"references-count":12,"alternative-id":["10.1145\/3653081.3653225","10.1145\/3653081"],"URL":"https:\/\/doi.org\/10.1145\/3653081.3653225","relation":{},"subject":[],"published":{"date-parts":[[2023,11,24]]},"assertion":[{"value":"2024-05-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}