{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T17:33:19Z","timestamp":1791394399670,"version":"4.3.3"},"reference-count":51,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2024,9,14]],"date-time":"2024-09-14T00:00:00Z","timestamp":1726272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,9,30]]},"abstract":"<jats:p>Systolic array architecture has significantly accelerated deep neural networks (DNNs). A systolic array comprises multiple processing elements (PEs) that can perform multiply-accumulate (MAC). Traditionally, the systolic array can execute a certain amount of tensor data that matches the size of the systolic array simultaneously at each cycle. However, hyper-parameters of DNN models differ across each layer and result in various tensor sizes in each layer. Mapping these irregular tensors to the systolic array while fully utilizing the entire PEs in a systolic array is challenging. Furthermore, modern DNN systolic accelerators typically employ a single dataflow. However, such a dataflow is not optimal for every DNN model.<\/jats:p>\n          <jats:p>This work proposes ReSA, a reconfigurable dataflow architecture that aims to minimize the execution time of a DNN model by mapping tiny tensors on the spatially partitioned systolic array. Unlike conventional systolic array architectures, the ReSA data path controller enables the execution of the input, weight, and output-stationary dataflow on PEs. ReSA also decomposes the coarse-grain systolic array into multiple small ones to reduce the fragmentation issue on the tensor mapping. Each small systolic sub-array unit relies on our data arbiter to dispatch tensors to each other through the simple interconnected network. Furthermore, ReSA reorders the memory access to overlap the memory load and execution stages to hide the memory latency when tackling tiny tensors. Finally, ReSA splits tensors of each layer into multiple small ones and searches for the best dataflow for each tensor on the host side. Then, ReSA encodes the predefined dataflow in our proposed instruction to notify the systolic array to switch the dataflow correctly. As a result, our optimization on the systolic array architecture achieves a geometric mean speedup of 1.87\u00d7 over the weight-stationary systolic array architecture across nine different DNN models.<\/jats:p>","DOI":"10.1145\/3653363","type":"journal-article","created":{"date-parts":[[2024,3,21]],"date-time":"2024-03-21T11:52:25Z","timestamp":1711021945000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["ReSA: Reconfigurable Systolic Array for Multiple Tiny DNN Tensors"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-1925-4990","authenticated-orcid":false,"given":"Ching-Jui","family":"Lee","sequence":"first","affiliation":[{"name":"Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2401-9916","authenticated-orcid":false,"given":"Tsung Tai","family":"Yeh","sequence":"additional","affiliation":[{"name":"Computer Science, National Yang Ming Chiao Tung University, Hsinchu Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,9,14]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"145","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201920)","author":"Abts Dennis","year":"2020","unstructured":"Dennis Abts, Jonathan Ross, Jonathan Sparling, Mark Wong-VanHaren, Max Baker, Tom Hawkins, Andrew Bell, John Thompson, Temesghen Kahsai, Garrin Kimmell, Jennifer Hwang, Rebekah Leslie-Hurd, Michael Bye, E. R. Creswick, Matthew Boyd, Mahitha Venigalla, Evan Laforge, Jon Purdy, Purushotham Kamath, Dinesh Maheshwari, Michael Beidler, Geert Rosseel, Omar Ahmad, Gleb Gagarin, Richard Czekalski, Ashay Rane, Sahil Parmar, Jeff Werner, Jim Sproch, Adrian Macias, and Brian Kurtz. 2020. Think fast: A tensor streaming processor (TSP) for accelerating deep learning workloads. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201920). 145\u2013158."},{"key":"e_1_3_1_3_2","first-page":"687","volume-title":"Proceedings of the 6th International Conference on Advanced Computing and Communication Systems (ICACCS\u201920)","author":"Adarsh Pranav","year":"2020","unstructured":"Pranav Adarsh, Pratibha Rathi, and Manoj Kumar. 2020. YOLO v3-Tiny: Object detection and recognition using one stage improved model. In Proceedings of the 6th International Conference on Advanced Computing and Communication Systems (ICACCS\u201920). 687\u2013694."},{"key":"e_1_3_1_4_2","unstructured":"Anand Samajdar Jan Moritz Joseph Yuhao Zhu Paul Whatmough Tushar Krishna Vineet Nadella and Sachit Kuhar. 2021. scale-sim-v2. Retrieved from: https:\/\/github.com\/scalesim-project\/scale-sim-v2"},{"key":"e_1_3_1_5_2","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1145\/2742060.2743766","volume-title":"Proceedings of the 25th Edition on Great Lakes Symposium on VLSI","author":"Cavigelli Lukas","year":"2015","unstructured":"Lukas Cavigelli, David Gschwend, Christoph Mayer, Samuel Willi, Beat Muheim, and Luca Benini. 2015. Origami: A convolutional network accelerator. In Proceedings of the 25th Edition on Great Lakes Symposium on VLSI. 199\u2013204."},{"key":"e_1_3_1_6_2","first-page":"247","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201910)","author":"Chakradhar Srimat","year":"2010","unstructured":"Srimat Chakradhar, Murugan Sankaradas, Venkata Jakkula, and Srihari Cadambi. 2010. A dynamically configurable coprocessor for convolutional neural networks. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201910). 247\u2013257."},{"key":"e_1_3_1_7_2","first-page":"367","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201916)","author":"Chen Yu-Hsin","year":"2016","unstructured":"Yu-Hsin Chen, Joel Emer, and Vivienne Sze. 2016. Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201916). 367\u2013379."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.54"},{"key":"e_1_3_1_9_2","first-page":"92","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201915)","author":"Du Zidong","year":"2015","unstructured":"Zidong Du, Robert Fasthuber, Tianshi Chen, Paolo Ienne, Ling Li, Tao Luo, Xiaobing Feng, Yunji Chen, and Olivier Temam. 2015. ShiDianNao: Shifting vision processing closer to the sensor. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201915). 92\u2013104."},{"key":"e_1_3_1_10_2","unstructured":"FreePDK45. 2011. Retrieved from: FreePDK45. https:\/\/eda.ncsu.edu\/freepdk\/freepdk45\/"},{"key":"e_1_3_1_11_2","first-page":"807","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operation Systems (ASPLOS\u201919)","author":"Gao Mingyu","year":"2019","unstructured":"Mingyu Gao, Xuan Yang, Jing Pu, Mark Horowitz, and Christos Kozyrakis. 2019. TANGRAM: Optimized coarse-grained dataflow for scalable NN accelerators. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operation Systems (ASPLOS\u201919). 807\u2013820."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_1_13_2","unstructured":"Soroush Ghodrati. 2021. planaria.code. Retrieved from: https:\/\/github.com\/he-actlab\/planaria.code"},{"key":"e_1_3_1_14_2","first-page":"681","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201920)","author":"Ghodrati Soroush","year":"2020","unstructured":"Soroush Ghodrati, Byung Hoon Ahn, Joon Kyung Kim, Sean Kinzer, Brahmendra Reddy Yatham, Navateja Alla, Hardik Sharma, Mohammad Alian, Eiman Ebrahimi, Nam Sung Kim, et\u00a0al. 2020. Planaria: Dynamic architecture fission for spatial multi-tenant acceleration of deep neural networks. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201920). 681\u2013697."},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.169"},{"key":"e_1_3_1_16_2","first-page":"1","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201919)","author":"Gudaparthi Sumanth","year":"2019","unstructured":"Sumanth Gudaparthi, Surya Narayanan, Rajeev Balasubramonian, Edouard Giacomin, Hari Kambalasubramanyam, and Pierre-Emmanuel Gaillardon. 2019. Wire-aware architecture and dataflow for CNN accelerators. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201919). 1\u201313."},{"key":"e_1_3_1_17_2","first-page":"488","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201920)","author":"Gupta Udit","year":"2020","unstructured":"Udit Gupta, Carole-Jean Wu, Xiaodong Wang, Maxim Naumov, Brandon Reagen, David Brooks, Bradford Cottel, Kim Hazelwood, Mark Hempstead, Bill Jia, et\u00a0al. 2020. The architectural implications of Facebook\u2019s DNN-based personalized recommendation. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201920). 488\u2013501."},{"key":"e_1_3_1_18_2","first-page":"770","volume-title":"Proceedings of the IEEE\/CVF Computer Vision and Pattern Recognition Conference (CVPR\u201916)","author":"He Kaiming","year":"2016","unstructured":"Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. 2016. Deep residual learning for image recognition. In Proceedings of the IEEE\/CVF Computer Vision and Pattern Recognition Conference (CVPR\u201916). 770\u2013778."},{"key":"e_1_3_1_19_2","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"Howard Andrew G.","year":"2017","unstructured":"Andrew G. Howard, Menglong Zhu, Bo Chen, Dmitry Kalenichenko, Weijun Wang, Tobias Weyand, Marco Andreetto, and Hartwig Adam. 2017. MobileNets: Efficient convolutional neural networks for mobile vision applications. arXiv preprint arXiv:1704.04861 (2017).","journal-title":"arXiv preprint arXiv:1704.04861"},{"key":"e_1_3_1_20_2","first-page":"554","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201921)","author":"Huang Qijing","year":"2021","unstructured":"Qijing Huang, Aravind Kalaiah, Minwoo Kang, James Demmel, Grace Dinh, John Wawrzynek, Thomas Norell, and Yakun Sophia Shao. 2021. COSA: Scheduling by constrained optimization for spatial accelerators. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201921). 554\u2013566."},{"key":"e_1_3_1_21_2","first-page":"1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201921)","author":"Jouppi Norman P.","year":"2021","unstructured":"Norman P. Jouppi, Doe Hyun Yoon, Matthew Ashcraft, Mark Gottscho, Thomas B. Jablin, George Kurian, James Laudon, Sheng Li, Peter Ma, Xiaoyu Ma, et\u00a0al. 2021. Ten lessons from three generations shaped Google\u2019s TPUv4i: Industrial product. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201921). 1\u201314."},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3360307"},{"key":"e_1_3_1_23_2","first-page":"1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201917)","author":"Jouppi Norman P.","year":"2017","unstructured":"Norman P. Jouppi, Cliff Young, Nishant Patil, David Patterson, Gaurav Agrawal, Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers, and et al.2017. In-datacenter performance analysis of a tensor processing unit. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201917). 1\u201312."},{"key":"e_1_3_1_24_2","first-page":"814","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201922)","author":"Kao Sheng-Chun","year":"2022","unstructured":"Sheng-Chun Kao and Tushar Krishna. 2022. MAGMA: An optimization framework for mapping multiple DNNs on multiple accelerator cores. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201922). 814\u2013830."},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"e_1_3_1_26_2","first-page":"754","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201919)","author":"Kwon Hyoukjun","year":"2019","unstructured":"Hyoukjun Kwon, Prasanth Chatarasi, Michael Pellauer, Angshuman Parashar, Vivek Sarkar, and Tushar Krishna. 2019. Understanding reuse, performance, and hardware cost of DNN dataflow: A data-centric approach. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201919). 754\u2013768."},{"key":"e_1_3_1_27_2","first-page":"71","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201921)","author":"Kwon Hyoukjun","year":"2021","unstructured":"Hyoukjun Kwon, Liangzhen Lai, Michael Pellauer, Tushar Krishna, Yu-Hsin Chen, and Vikas Chandra. 2021. Heterogeneous dataflow accelerators for multi-DNN workloads. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201921). 71\u201383."},{"key":"e_1_3_1_28_2","first-page":"461","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operation Systems (ASPLOS\u201918)","author":"Kwon Hyoukjun","year":"2018","unstructured":"Hyoukjun Kwon, Ananda Samajdar, and Tushar Krishna. 2018. MAERI: Enabling flexible dataflow mapping over DNN accelerators via reconfigurable interconnects. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operation Systems (ASPLOS\u201918). 461\u2013475."},{"key":"e_1_3_1_29_2","first-page":"469","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201909)","author":"Li Sheng","year":"2009","unstructured":"Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201909). 469\u2013480."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TMI.2018.2845918"},{"key":"e_1_3_1_31_2","first-page":"553","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201917)","author":"Lu Wenyan","year":"2017","unstructured":"Wenyan Lu, Guihai Yan, Jiajun Li, Shijun Gong, Yinhe Han, and Xiaowei Li. 2017. FlexFlow: A flexible dataflow accelerator architecture for convolutional neural networks. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201917). 553\u2013564."},{"key":"e_1_3_1_32_2","first-page":"28","article-title":"CACTI 7.0: A tool to model large caches","volume":"27","author":"Muralimanohar Naveen","year":"2009","unstructured":"Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 7.0: A tool to model large caches. HP Labor. 27 (2009), 28.","journal-title":"HP Labor."},{"key":"e_1_3_1_33_2","article-title":"NVDLA Open Source Project","author":"Corp. NVIDIA","year":"2022","unstructured":"NVIDIA Corp.2022. NVDLA Open Source Project. Retrieved from: http:\/\/nvdla.org","journal-title":"Retrieved from: http:\/\/nvdla.org"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"e_1_3_1_35_2","first-page":"27","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201917)","author":"Parashar Angshuman","year":"2017","unstructured":"Angshuman Parashar, Minsoo Rhu, Anurag Mukkara, Antonio Puglielli, Rangharajan Venkatesan, Brucek Khailany, Joel Emer, Stephen W. Keckler, and William J. Dally. 2017. SCNN: An accelerator for compressed-sparse convolutional neural networks. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201917). 27\u201340."},{"issue":"8","key":"e_1_3_1_36_2","first-page":"9","article-title":"Language models are unsupervised multitask learners","volume":"1","author":"Radford Alec","year":"2019","unstructured":"Alec Radford, Jeffrey Wu, Rewon Child, David Luan, Dario Amodei, Ilya Sutskever, et\u00a0al. 2019. Language models are unsupervised multitask learners. OpenAI Blog 1, 8 (2019), 9.","journal-title":"OpenAI Blog"},{"key":"e_1_3_1_37_2","article-title":"YOLOv3: An incremental improvement","author":"Redmon Joseph","year":"2018","unstructured":"Joseph Redmon and Ali Farhadi. 2018. YOLOv3: An incremental improvement. arXiv preprint arXiv:1804.02767 (2018).","journal-title":"arXiv preprint arXiv:1804.02767"},{"key":"e_1_3_1_38_2","first-page":"58","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201920)","author":"Samajdar Ananda","year":"2020","unstructured":"Ananda Samajdar, Jan Moritz Joseph, Yuhao Zhu, Paul Whatmough, Matthew Mattina, and Tushar Krishna. 2020. A systematic methodology for characterizing scalability of DNN accelerators using SCALE-sim. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201920). IEEE, 58\u201368."},{"key":"e_1_3_1_39_2","article-title":"SCALE-sim: Systolic CNN accelerator simulator","author":"Samajdar Ananda","year":"2018","unstructured":"Ananda Samajdar, Yuhao Zhu, Paul Whatmough, Matthew Mattina, and Tushar Krishna. 2018. SCALE-sim: Systolic CNN accelerator simulator. arXiv preprint arXiv:1811.02883 (2018).","journal-title":"arXiv preprint arXiv:1811.02883"},{"key":"e_1_3_1_40_2","first-page":"14","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201919)","author":"Shao Yakun Sophia","year":"2019","unstructured":"Yakun Sophia Shao, Jason Clemons, Rangharajan Venkatesan, Brian Zimmer, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, et\u00a0al. 2019. Simba: Scaling deep-learning inference with multi-chip-module-based architecture. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201919). 14\u201327."},{"key":"e_1_3_1_41_2","first-page":"535","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201917)","author":"Shen Yongming","year":"2017","unstructured":"Yongming Shen, Michael Ferdman, and Peter Milder. 2017. Maximizing CNN accelerator efficiency through resource partitioning. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201917). 535\u2013547."},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.2200\/S01004ED1V01Y202004CAC050"},{"key":"e_1_3_1_43_2","first-page":"1","volume-title":"Proceedings of the IEEE\/CVF Computer Vision and Pattern Recognition Conference (CVPR\u201915)","author":"Szegedy Christian","year":"2015","unstructured":"Christian Szegedy, Wei Liu, Yangqing Jia, Pierre Sermanet, Scott Reed, Dragomir Anguelov, Dumitru Erhan, Vincent Vanhoucke, and Andrew Rabinovich. 2015. Going deeper with convolutions. In Proceedings of the IEEE\/CVF Computer Vision and Pattern Recognition Conference (CVPR\u201915). 1\u20139."},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"e_1_3_1_45_2","first-page":"703","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201920)","author":"Weng Jian","year":"2020","unstructured":"Jian Weng, Sihao Liu, Zhengrong Wang, Vidushi Dadu, and Tony Nowatzki. 2020. A hybrid systolic-dataflow architecture for inductive matrix algorithms. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201920). 703\u2013716."},{"key":"e_1_3_1_46_2","first-page":"138","volume-title":"Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications.","author":"Wijetunga Panduka","year":"2003","unstructured":"Panduka Wijetunga. 2003. High-performance crossbar design for system-on-chip. In Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications. IEEE, 138\u2013143."},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2020.emnlp-demos.6"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3460776"},{"key":"e_1_3_1_49_2","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1145\/3526241.3530311","volume-title":"Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI\u201922)","author":"Yang Jiaqi","year":"2022","unstructured":"Jiaqi Yang, Hao Zheng, and Ahmed Louri. 2022. Adapt-flow: A flexible DNN accelerator architecture for heterogeneous dataflow implementation. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI\u201922). Association for Computing Machinery, New York, NY, 287\u2013292."},{"key":"e_1_3_1_50_2","first-page":"80","volume-title":"Proceedings of the International Solid State Circuits Conference (ISSCC\u201915)","author":"Yoo Hoi-Jun","year":"2015","unstructured":"Hoi-Jun Yoo, Seongwook Park, Kyeongryeol Bong, Dongjoo Shin, Jinmook Lee, and Sungpill Choi. 2015. A 1.93 tops\/w scalable deep learning\/inference processor with tetra-parallel MIMD architecture for big data applications. In Proceedings of the International Solid State Circuits Conference (ISSCC\u201915). 80\u201381."},{"key":"e_1_3_1_51_2","first-page":"1041","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201921)","author":"Zhang Yaqi","year":"2021","unstructured":"Yaqi Zhang, Nathan Zhang, Tian Zhao, Matt Vilim, Muhammad Shahbaz, and Kunle Olukotun. 2021. SARA: Scaling a reconfigurable dataflow accelerator. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201921). 1041\u20131054."},{"key":"e_1_3_1_52_2","first-page":"282","volume-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS\u201919)","author":"Zhao Zhongyuan","year":"2019","unstructured":"Zhongyuan Zhao, Hyoukjun Kwon, Sachit Kuhar, Weiguang Sheng, Zhigang Mao, and Tushar Krishna. 2019. MRNA: Enabling efficient mapping space exploration for a reconfiguration neural accelerator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS\u201919). 282\u2013292."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3653363","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3653363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:25Z","timestamp":1750290265000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3653363"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,14]]},"references-count":51,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,9,30]]}},"alternative-id":["10.1145\/3653363"],"URL":"https:\/\/doi.org\/10.1145\/3653363","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,14]]},"assertion":[{"value":"2023-06-29","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-03-06","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-09-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}