{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:12Z","timestamp":1772724912264,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":95,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,13]],"date-time":"2024-10-13T00:00:00Z","timestamp":1728777600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Applications Driving Architectures (ADA) Center, a JUMP Center co-sponsored by SRC and DARPA"},{"name":"IBM-Illinois Discovery Accelerator Institute (IIDAI)"},{"name":"DARPA Domain-Specific System on Chip (DSSoC)"},{"DOI":"10.13039\/501100006374","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2217144, 2120464"],"award-info":[{"award-number":["2217144, 2120464"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Science Foundation Graduate Research Fellowship Program"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,14]]},"DOI":"10.1145\/3656019.3676896","type":"proceedings-article","created":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T10:34:08Z","timestamp":1728642848000},"page":"183-200","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Mozart: Taming Taxes and Composing Accelerators with Shared-Memory"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4828-2759","authenticated-orcid":false,"given":"Vignesh","family":"Suresh","sequence":"first","affiliation":[{"name":"University of Illinois Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4904-0989","authenticated-orcid":false,"given":"Bakshree","family":"Mishra","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5299-4746","authenticated-orcid":false,"given":"Ying","family":"Jing","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1033-0677","authenticated-orcid":false,"given":"Zeran","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5552-469X","authenticated-orcid":false,"given":"Naiyin","family":"Jin","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7770-003X","authenticated-orcid":false,"given":"Charles","family":"Block","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1901-8732","authenticated-orcid":false,"given":"Paolo","family":"Mantovani","sequence":"additional","affiliation":[{"name":"Columbia University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4101-4516","authenticated-orcid":false,"given":"Davide","family":"Giri","sequence":"additional","affiliation":[{"name":"Columbia University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3081-1077","authenticated-orcid":false,"given":"Joseph","family":"Zuckerman","sequence":"additional","affiliation":[{"name":"Columbia University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5600-8931","authenticated-orcid":false,"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[{"name":"Columbia University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3403-5119","authenticated-orcid":false,"given":"Sarita V.","family":"Adve","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,10,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00034"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575732"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3530819"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00031"},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. 2017. AMBA AXI and ACE protocol specification. https:\/\/developer.arm.com\/Architectures\/AMBA."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507741"},{"key":"e_1_3_2_1_7_1","volume-title":"2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Asmussen Nils","year":"2019","unstructured":"Nils Asmussen, Michael Roitzsch, and Hermann H\u00e4rtig. 2019. M3x: Autonomous Accelerators via Context-Enabled Fast-Path Communication. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). USENIX Association, Renton, WA, 617\u2013632."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872371"},{"key":"e_1_3_2_1_9_1","volume-title":"2020 28th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP). IEEE, IEEE","author":"Asri Mochamad","year":"2020","unstructured":"Mochamad Asri, Curtis Dunham, Roxana Rusitoru, Andreas Gerstlauer, and Jonathan Beard. 2020. The N2on-Uniform Compute Device (NUCD) Architecture for Lightweight Accelerator Offload. In 2020 28th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP). IEEE, IEEE, New York, NY, USA, 85\u201396."},{"key":"e_1_3_2_1_10_1","unstructured":"Steven Bailey. 2018. Rapid ASIC Design for Digital Signal Processors. Ph.\u00a0D. Dissertation. UC Berkeley."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00083"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422778"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527396"},{"key":"e_1_3_2_1_14_1","unstructured":"Boost. 2024. Atomic Flags. https:\/\/www.boost.org\/doc\/libs\/1_78_0\/doc\/html\/atomic\/interface.html"},{"key":"e_1_3_2_1_15_1","unstructured":"Cadence. 2022. Stratus High-Level Synthesis. https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/synthesis\/stratus-high-level-synthesis.html ."},{"key":"e_1_3_2_1_16_1","unstructured":"Cadence. 2023. Genus Synthesis Solution. https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/synthesis\/genus-synthesis-solution.html."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3561102"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454572"},{"key":"e_1_3_2_1_19_1","unstructured":"CCIX. 2019. An Introduction to CCIX - White paper. https:\/\/www.ccixconsortium.com\/library\/white-paper\/."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3629523"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507742"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333747"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385983"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00027"},{"key":"e_1_3_2_1_27_1","unstructured":"ETH Zurich Integrated Systems Laboratory. 2020. Ariane Github. Available at https:\/\/github.com\/lowRISC\/ariane (accessed May 10 2021)."},{"key":"e_1_3_2_1_28_1","unstructured":"HSA Foundation. 2015. Heterogeneous System Architecture Foundation. http:\/\/hsafoundation.com."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304013"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589082"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3237491"},{"key":"e_1_3_2_1_32_1","volume-title":"RELIEF: Relieving Memory Pressure In SoCs Via Data Movement-Aware Accelerator Scheduling. In 2024 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, IEEE","author":"Gupta Sudhanshu","year":"2024","unstructured":"Sudhanshu Gupta and Sandhya Dwarkadas. 2024. RELIEF: Relieving Memory Pressure In SoCs Via Data Movement-Aware Accelerator Scheduling. In 2024 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, IEEE, New York, NY, USA, 110\u2013119."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00031"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835930"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00034"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00047"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749739"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC53511.2021.00014"},{"key":"e_1_3_2_1_39_1","unstructured":"IBM. 2021. Mini-ERA. https:\/\/github.com\/IBM\/mini-era."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911456"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00041"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3189416"},{"key":"e_1_3_2_1_44_1","volume-title":"AuRORA: Virtualized Accelerator Orchestration for Multi-Tenant Workloads. In 2023 56rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, Association for Computing Machinery","author":"Kim Seah","year":"2023","unstructured":"Seah Kim, Jerry Zhao, Krste Asanovi\u0107, Borivoje Nikoli\u0107, and Yakun\u00a0Sophia Shao. 2023. AuRORA: Virtualized Accelerator Orchestration for Multi-Tenant Workloads. In 2023 56rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, Association for Computing Machinery, New York, NY, USA, 85\u201396."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750374"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750421"},{"key":"e_1_3_2_1_47_1","unstructured":"Video Labs. 2021. Ambisonic encoding \/ decoding and binauralization library. https:\/\/github.com\/videolabs\/libspatialaudio."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.79"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589115"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3572908"},{"key":"e_1_3_2_1_52_1","volume-title":"PMBS 2014","author":"Lo Yu\u00a0Jung","year":"2015","unstructured":"Yu\u00a0Jung Lo, Samuel Williams, Brian Van\u00a0Straalen, Terry\u00a0J Ligocki, Matthew\u00a0J Cordery, Nicholas\u00a0J Wright, Mary\u00a0W Hall, and Leonid Oliker. 2015. Roofline model toolkit: A practical tool for architectural and program analysis. In High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation: 5th International Workshop, PMBS 2014, New Orleans, LA, USA, November 16, 2014. Revised Selected Papers 5. Springer, Springer, New York, NY, USA, 129\u2013148."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522332"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415753"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589085"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3528223.3530127"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750382"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","unstructured":"Abishek Ramdas Michael Giardino Runbin Shi Adam Turowski David Cock Gustavo Alonso and Timothy Roscoe. 2022. ECI: a Customizable Cache Coherency Stack for Hybrid FPGA-CPU Architectures. https:\/\/doi.org\/10.48550\/ARXIV.2208.07124","DOI":"10.48550\/ARXIV.2208.07124"},{"key":"e_1_3_2_1_61_1","volume-title":"Proc. IEEE Hot Chips Symp.(HCS). IEEE","author":"Redgrave Jason","year":"2018","unstructured":"Jason Redgrave, Albert Meixner, Nathan Goulding-Hotta, Artem Vasilyev, and Ofer Shacham. 2018. Pixel visual core: Google\u2019s fully programmable image vision and AI processor for mobile devices. In Proc. IEEE Hot Chips Symp.(HCS). IEEE, New York, NY, USA, 1\u201318."},{"key":"e_1_3_2_1_62_1","unstructured":"CPP Reference. 2024. std::atomic_flag. https:\/\/en.cppreference.com\/w\/cpp\/atomic\/atomic_flag"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00054"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00049"},{"key":"e_1_3_2_1_65_1","unstructured":"RISC-V. 2024. RVWMO Memory Consistency Model Version 2.0. RISC-V. https:\/\/five-embeddev.com\/riscv-isa-manual\/latest\/rvwmo.html"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370853"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750405"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582055"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783751"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI55740.2022.00017"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582027"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589107"},{"key":"e_1_3_2_1_74_1","volume-title":"IEEE International Symposium on Workload Characterization. IEEE","author":"Sriraman Akshitha","year":"2018","unstructured":"Akshitha Sriraman and Thomas\u00a0F. Wenisch. 2018. \u03bc Suite: A Benchmark Suite for Microservices. In IEEE International Symposium on Workload Characterization. IEEE, New York, NY, USA, 85\u201396."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2856978"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694356"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451119"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00054"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52688.2022.00568"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.42"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00025"},{"key":"e_1_3_2_1_83_1","volume-title":"Data Motion Acceleration: Chaining Cross-Domain Multi Accelerators. In 2024 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, IEEE","author":"Wang Shu-Ting","year":"2024","unstructured":"Shu-Ting Wang, Hanyang Xu, Amin Mamandipoor, Rohan Mahapatra, Byung\u00a0Hoon Ahn, Soroush Ghodrati, Krishnan Kailas, Mohammad Alian, and Hadi Esmaeilzadeh. 2024. Data Motion Acceleration: Chaining Cross-Domain Multi Accelerators. In 2024 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, IEEE, New York, NY, USA, 85\u201396."},{"key":"e_1_3_2_1_84_1","unstructured":"Zirui Wang Shangzhe Wu Weidi Xie Min Chen and Victor\u00a0Adrian Prisacariu. 2022. NeRF\u2013: Neural Radiance Fields Without Known Camera Parameters. arxiv:2102.07064\u00a0[cs.CV] https:\/\/arxiv.org\/abs\/2102.07064"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582059"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2654822.2541961"},{"key":"e_1_3_2_1_87_1","unstructured":"Xilinx. 2022. Xilinx Vivado. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html."},{"key":"e_1_3_2_1_88_1","unstructured":"Xilinx. 2024. VCU118 Evaluation Board User Guide. https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documentation\/boards_and_kits\/vcu118\/ug1224-vcu118-eval-bd.pdf."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/SMC52423.2021.9658978"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071127"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00066"},{"key":"e_1_3_2_1_92_1","volume-title":"Hardware implementation and evaluation of the Spandex cache coherence protocol. Master\u2019s thesis","author":"Zhu Zeran","unstructured":"Zeran Zhu. 2021. Hardware implementation and evaluation of the Spandex cache coherence protocol. Master\u2019s thesis. University of Illinois at Urbana-Champaign."},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573210"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480065"},{"key":"e_1_3_2_1_95_1","volume-title":"Multicore SoC Research with RISC-V and ESP. In Workshop on Computer Architecture Research with RISC-V (CARRV). IEEE","author":"Zuckerman Joseph","year":"2022","unstructured":"Joseph Zuckerman, Paolo Mantovani, Davide Giri, and Luca\u00a0P. Carloni. 2022. Enabling Heterogeneous, Multicore SoC Research with RISC-V and ESP. In Workshop on Computer Architecture Research with RISC-V (CARRV). IEEE, New York, NY, USA."}],"event":{"name":"PACT '24: International Conference on Parallel Architectures and Compilation Techniques","location":"Long Beach CA USA","acronym":"PACT '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 2024 International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656019.3676896","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3656019.3676896","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3656019.3676896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T19:56:10Z","timestamp":1755892570000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656019.3676896"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,13]]},"references-count":95,"alternative-id":["10.1145\/3656019.3676896","10.1145\/3656019"],"URL":"https:\/\/doi.org\/10.1145\/3656019.3676896","relation":{},"subject":[],"published":{"date-parts":[[2024,10,13]]},"assertion":[{"value":"2024-10-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}