{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T14:15:43Z","timestamp":1758636943395,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":81,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,13]],"date-time":"2024-10-13T00:00:00Z","timestamp":1728777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100006374","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072262"],"award-info":[{"award-number":["62072262"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,14]]},"DOI":"10.1145\/3656019.3689612","type":"proceedings-article","created":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T10:34:08Z","timestamp":1728642848000},"page":"108-120","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-7598-5025","authenticated-orcid":false,"given":"Yiwei","family":"Li","sequence":"first","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9482-1026","authenticated-orcid":false,"given":"Boyu","family":"Tian","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8433-7281","authenticated-orcid":false,"given":"Mingyu","family":"Gao","sequence":"additional","affiliation":[{"name":"Tsinghua University, China and Shanghai Qi Zhi Institute, China"}]}],"member":"320","published-online":{"date-parts":[[2024,10,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"Neha Agarwal and Thomas\u00a0F. Wenisch. 2017. Thermostat: Application-Transparent Page Management for Two-tiered Main Memory. In 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). ACM 631\u2013644. https:\/\/doi.org\/10.1145\/3037697.3037706","DOI":"10.1145\/3037697.3037706"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00022"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-2836(05)80360-2"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_5_1","volume-title":"The GAP Benchmark Suite. arXiv preprint arXiv:1508.03619 (Aug","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer, Krste Asanovi\u0107, and David Patterson. 2015. The GAP Benchmark Suite. arXiv preprint arXiv:1508.03619 (Aug. 2015)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132404"},{"key":"e_1_3_2_1_10_1","unstructured":"CXL Consortium. 2020. Compute Express Link Specification. https:\/\/ww w.computeexpresslink.org."},{"key":"e_1_3_2_1_11_1","unstructured":"CXL Consortium. 2022. Compute Express Link 3.0 White Paper. https:\/\/www.computeexpresslink.org\/_files\/ugd\/0c1418_1798ce97c1e6438fba818d760905e43a.pdf."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1012889.1012894"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/J.NEUROIMAGE.2013.04.087"},{"key":"e_1_3_2_1_15_1","volume-title":"Tag Tables. In 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 514\u2013525","author":"Franey Sean","year":"2015","unstructured":"Sean Franey and Mikko\u00a0H. Lipasti. 2015. Tag Tables. In 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 514\u2013525."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375634.1375641"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.36"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00063"},{"volume-title":"Improved Pairwise Alignment of Genomic DNA","author":"Harris S","key":"e_1_3_2_1_19_1","unstructured":"Robert\u00a0S Harris. 2007. Improved Pairwise Alignment of Genomic DNA. The Pennsylvania State University, USA."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_1_21_1","unstructured":"Hybrid Memory Cube Consortium. 2013. Hybrid Memory Cube Specification 1.0."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel. 2020. Intel Optane DC Persistent Memory. https:\/\/builders.intel.com\/docs\/networkbuilders\/intel-optane-dc-persistent-memory-telecom-use-case-workloads.pdf."},{"key":"e_1_3_2_1_23_1","unstructured":"Intel. 2023. 4th Gen Intel Xeon Processor Scalable Family Sapphire Rapids. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/ technical\/fourth-generation-xeon-scalable-family-overview.html."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446068"},{"key":"e_1_3_2_1_25_1","unstructured":"JEDEC. 2021. DDR4 SDRAM Standard. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-4a."},{"key":"e_1_3_2_1_26_1","unstructured":"JEDEC. 2022. DDR5 SDRAM Standard. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-5b."},{"key":"e_1_3_2_1_27_1","unstructured":"JEDEC. 2023. High Bandwidth Memory (HBM3) DRAM. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd238a."},{"key":"e_1_3_2_1_28_1","unstructured":"JEDEC Solid State Technology Association. 2013. High Bandwidth Memory (HBM) DRAM. JESD235."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080245"},{"key":"e_1_3_2_1_32_1","volume-title":"Large-Scale Video Classification with Convolutional Neural Networks. In 2014 IEEE Conference on Computer Vision and Pattern Recognition (CVPR). IEEE Computer Society, 1725\u20131732","author":"Karpathy Andrej","year":"2014","unstructured":"Andrej Karpathy, George Toderici, Sanketh Shetty, Thomas Leung, Rahul Sukthankar, and Li Fei-Fei. 2014. Large-Scale Video Classification with Convolutional Neural Networks. In 2014 IEEE Conference on Computer Vision and Pattern Recognition (CVPR). IEEE Computer Society, 1725\u20131732."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10015"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41587-019-0201-4"},{"key":"e_1_3_2_1_35_1","volume-title":"Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In 2021 USENIX Annual Technical Conference (ATC). USENIX Association, 715\u2013728","author":"Kim Jonghyeon","year":"2021","unstructured":"Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn. 2021. Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In 2021 USENIX Annual Technical Conference (ATC). USENIX Association, 715\u2013728. https:\/\/www.usenix.org\/conference\/atc21\/presentation\/kim-jonghyeon"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_37_1","volume-title":"A NUMA API for Linux","author":"Kleen Andi","year":"2005","unstructured":"Andi Kleen. 2005. A NUMA API for Linux. Novel Inc (2005)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00012"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00050"},{"key":"e_1_3_2_1_40_1","volume-title":"ImageNet Classification with Deep Convolutional Neural Networks. In 26th Annual Conference on Neural Information Processing Systems (NIPS). 1106\u20131114","author":"Krizhevsky Alex","year":"2012","unstructured":"Alex Krizhevsky, Ilya Sutskever, and Geoffrey\u00a0E. Hinton. 2012. ImageNet Classification with Deep Convolutional Neural Networks. In 26th Annual Conference on Neural Information Processing Systems (NIPS). 1106\u20131114."},{"key":"e_1_3_2_1_41_1","volume-title":"Coordinated and Efficient Huge Page Management with Ingens. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI). USENIX Association, 705\u2013721","author":"Kwon Youngjin","year":"2016","unstructured":"Youngjin Kwon, Hangchen Yu, Simon Peter, Christopher\u00a0J. Rossbach, and Emmett Witchel. 2016. Coordinated and Efficient Huge Page Management with Ingens. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI). USENIX Association, 705\u2013721."},{"key":"e_1_3_2_1_42_1","volume-title":"Deep Learning. Nature 521, 7553","author":"LeCun Yann","year":"2015","unstructured":"Yann LeCun, Yoshua Bengio, and Geoffrey\u00a0E. Hinton. 2015. Deep Learning. Nature 521, 7553 (2015), 436\u2013444."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071115"},{"key":"e_1_3_2_1_48_1","unstructured":"Linux Kernel Development Team. [n. d.]. NUMA-aware Allocation. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/numa_memory_policy.txt."},{"key":"e_1_3_2_1_49_1","volume-title":"Hardware\/Software Cooperative Caching for Hybrid DRAM\/NVM Memory Architectures. In 31st International Conference on Supercomputing (ICS). ACM, 26:1\u201326:10","author":"Liu Haikun","year":"2017","unstructured":"Haikun Liu, Yujie Chen, Xiaofei Liao, Hai Jin, Bingsheng He, Long Zheng, and Rentong Guo. 2017. Hardware\/Software Cooperative Caching for Hybrid DRAM\/NVM Memory Architectures. In 31st International Conference on Supercomputing (ICS). ACM, 26:1\u201326:10."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_51_1","volume-title":"Reflections on the Memory Wall. In 1st Conference on Computing Frontiers (CF). ACM, 162","author":"McKee A.","year":"2004","unstructured":"Sally\u00a0A. McKee. 2004. Reflections on the Memory Wall. In 1st Conference on Computing Frontiers (CF). ACM, 162."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_54_1","unstructured":"Micron. 2023. Micron Launches Memory Expansion Module Portfolio to Accelerate CXL 2.0 Adoption. https:\/\/investors.micron.com\/news-releases\/news-release-details\/micron-launches-memory-expansion-module-portfolio-accelerate-cxl."},{"volume-title":"5th USENIX Symposium on Operating Systems Design and Implementation (OSDI)","author":"Navarro Juan","key":"e_1_3_2_1_55_1","unstructured":"Juan Navarro, Sitaram Iyer, Peter Druschel, and Alan\u00a0L. Cox. 2002. Practical, Transparent Operating System Support for Superpages. In 5th USENIX Symposium on Operating Systems Design and Implementation (OSDI). USENIX Association. http:\/\/www.usenix.org\/events\/osdi02\/tech\/navarro.html"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522739"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00032"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304064"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2735369"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.39"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.2000.876437"},{"key":"e_1_3_2_1_64_1","unstructured":"Marta Rybczy\u0144ska. 2021. Top-Tier Memory Management. https:\/\/lwn.net\/Articles\/857133\/."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3205289.3208064"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.20"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442530"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.14778\/2809974.2809983"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522713"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3293447"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00101"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00059"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00049"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00036"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00023"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124555"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_81_1","volume-title":"2020 USENIX Annual Technical Conference (ATC). USENIX Association, 829\u2013842","author":"Zhu Weixi","year":"2020","unstructured":"Weixi Zhu, Alan\u00a0L. Cox, and Scott Rixner. 2020. A Comprehensive Analysis of Superpage Management Mechanisms and Policies. In 2020 USENIX Annual Technical Conference (ATC). USENIX Association, 829\u2013842."}],"event":{"name":"PACT '24: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Long Beach CA USA","acronym":"PACT '24"},"container-title":["Proceedings of the 2024 International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656019.3689612","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3656019.3689612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T19:57:10Z","timestamp":1755892630000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656019.3689612"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,13]]},"references-count":81,"alternative-id":["10.1145\/3656019.3689612","10.1145\/3656019"],"URL":"https:\/\/doi.org\/10.1145\/3656019.3689612","relation":{},"subject":[],"published":{"date-parts":[[2024,10,13]]},"assertion":[{"value":"2024-10-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}