{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:45:02Z","timestamp":1773193502932,"version":"3.50.1"},"reference-count":62,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T00:00:00Z","timestamp":1715299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2024,6,30]]},"abstract":"<jats:p>Coarse-grained reconfigurable arrays (CGRAs) are promising design choices in computation-intensive domains, since they can strike a balance between energy efficiency and flexibility. A typical CGRA comprises processing elements (PEs) that can execute operations in applications and interconnections between them. Nevertheless, most CGRAs suffer from the ineffectiveness of supporting flexible architecture design and solving large-scale mapping problems. To address these challenges, we introduce HierCGRA, a novel framework that integrates hierarchical CGRA modeling, Chisel-based Verilog generation, LLVM-based data flow graph (DFG) generation, DFG mapping, and design space exploration (DSE). With the graph homomorphism (GH) mapping algorithm, HierCGRA achieves a faster mapping speed and higher PE utilization rate compared with the existing state-of-the-art CGRA frameworks. The proposed hierarchical mapping strategy achieves 41\u00d7 speedup on average compared with the ILP mapping algorithm in CGRA-ME. Furthermore, the automated DSE based on Bayesian optimization achieves a significant performance improvement by the heterogeneity of PEs and interconnections. With these features, HierCGRA enables the agile development for large-scale CGRA and accelerates the process of finding a better CGRA architecture.<\/jats:p>","DOI":"10.1145\/3656176","type":"journal-article","created":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T12:11:03Z","timestamp":1712578263000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["HierCGRA: A Novel Framework for Large-scale CGRA with Hierarchical Modeling and Automated Design Space Exploration"],"prefix":"10.1145","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-1986-2014","authenticated-orcid":false,"given":"Sichao","family":"Chen","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-2143-4628","authenticated-orcid":false,"given":"Chang","family":"Cai","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1159-1611","authenticated-orcid":false,"given":"Su","family":"Zheng","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8726-4292","authenticated-orcid":false,"given":"Jiangnan","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5917-9914","authenticated-orcid":false,"given":"Guowei","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3349-6940","authenticated-orcid":false,"given":"Jingyuan","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8279-6404","authenticated-orcid":false,"given":"Yazhou","family":"Yan","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9086-7015","authenticated-orcid":false,"given":"Yuan","family":"Dai","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1507-3242","authenticated-orcid":false,"given":"Wenbo","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0579-3527","authenticated-orcid":false,"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,5,10]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"1","volume-title":"International Conference on Field-Programmable Technology (ICFPT\u201922)","author":"Aliagha Ensieh","year":"2022","unstructured":"Ensieh Aliagha and Diana G\u00f6hringer. 2022. Energy efficient design of coarse-grained reconfigurable architectures: Insights, trends and challenges. In International Conference on Field-Programmable Technology (ICFPT\u201922). 1\u201311. DOI:10.1109\/ICFPT56656.2022.9974339"},{"key":"e_1_3_1_3_2","first-page":"156","volume-title":"IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP\u201921)","author":"Anderson Jason","year":"2021","unstructured":"Jason Anderson, Rami Beidas, Vimal Chacko, Hsuan Hsiao, Xiaoyi Ling, Omar Ragheb, Xinyuan Wang, and Tianyi Yu. 2021. CGRA-ME: An open-source framework for CGRA architecture and CAD research. In IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP\u201921). 156\u2013162. DOI:10.1109\/ASAP52443.2021.00030"},{"key":"e_1_3_1_4_2","first-page":"268","volume-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE\u201922)","author":"Balasubramanian Mahesh","year":"2022","unstructured":"Mahesh Balasubramanian and Aviral Shrivastava. 2022. PathSeeker: A fast mapping algorithm for CGRAs. In Design, Automation & Test in Europe Conference & Exhibition (DATE\u201922). IEEE, 268\u2013273."},{"key":"e_1_3_1_5_2","doi-asserted-by":"crossref","first-page":"918","DOI":"10.1145\/3503222.3507772","volume-title":"27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201922)","author":"Bandara Thilini Kaushalya","year":"2022","unstructured":"Thilini Kaushalya Bandara, Dhananjaya Wijerathne, Tulika Mitra, and Li-Shiuan Peh. 2022. REVAMP: A systematic framework for heterogeneous CGRA realization. In 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201922). Association for Computing Machinery, New York, NY, 918\u2013932. DOI:10.1145\/3503222.3507772"},{"issue":"7","key":"e_1_3_1_6_2","doi-asserted-by":"crossref","first-page":"1066","DOI":"10.1016\/j.cor.2010.10.007","article-title":"An effective multilevel tabu search approach for balanced graph partitioning","volume":"38","author":"Benlic Una","year":"2011","unstructured":"Una Benlic and Jin-Kao Hao. 2011. An effective multilevel tabu search approach for balanced graph partitioning. Comput. Operat. Res. 38, 7 (2011), 1066\u20131075.","journal-title":"Comput. Operat. Res."},{"issue":"5","key":"e_1_3_1_7_2","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1109\/TEVC.2011.2136346","article-title":"A multilevel memetic approach for improving graph k-partitions","volume":"15","author":"Benlic Una","year":"2011","unstructured":"Una Benlic and Jin-Kao Hao. 2011. A multilevel memetic approach for improving graph k-partitions. IEEE Trans. Evolut. Computat. 15, 5 (2011), 624\u2013642.","journal-title":"IEEE Trans. Evolut. Computat."},{"key":"e_1_3_1_8_2","first-page":"651","volume-title":"10th International Conference on Parallel Problem Solving from Nature (PPSN\u201908)","author":"Brockhoff Dimo","year":"2008","unstructured":"Dimo Brockhoff, Tobias Friedrich, and Frank Neumann. 2008. Analyzing hypervolume indicator based algorithms. In 10th International Conference on Parallel Problem Solving from Nature (PPSN\u201908). Springer, 651\u2013660."},{"issue":"2","key":"e_1_3_1_9_2","first-page":"241","article-title":"Optimization using simulated annealing","volume":"44","author":"Brooks Stephen P.","year":"1995","unstructured":"Stephen P. Brooks and Byron J. T. Morgan. 1995. Optimization using simulated annealing. J. R. Stat. Societ.: Series D (Statistic.) 44, 2 (1995), 241\u2013257.","journal-title":"J. R. Stat. Societ.: Series D (Statistic.)"},{"issue":"8","key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"1600","DOI":"10.1109\/TCAD.2020.3025513","article-title":"Traversal: A fast and adaptive graph-based placement and routing for CGRAs","volume":"40","author":"Canesche Michael","year":"2020","unstructured":"Michael Canesche, Marcelo Menezes, Westerley Carvalho, Frank Sill Torres, Peter Jamieson, Jos\u00e9 Augusto Nacif, and Ricardo Ferreira. 2020. Traversal: A fast and adaptive graph-based placement and routing for CGRAs. IEEE Trans. Comput.-aid. Des. Integ. Circ. Syst. 40, 8 (2020), 1600\u20131612.","journal-title":"IEEE Trans. Comput.-aid. Des. Integ. Circ. Syst."},{"key":"e_1_3_1_11_2","doi-asserted-by":"crossref","first-page":"749","DOI":"10.1145\/157485.165117","volume-title":"30th international Design Automation Conference","author":"Chan Pak K.","year":"1993","unstructured":"Pak K. Chan, Martine D. F. Schlag, and Jason Y. Zien. 1993. Spectral k-way ratio-cut partitioning and clustering. In 30th international Design Automation Conference. 749\u2013754."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10040445"},{"issue":"3","key":"e_1_3_1_13_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2655242","article-title":"Graph minor approach for application mapping on CGRAs","volume":"7","author":"Chen Liang","year":"2014","unstructured":"Liang Chen and Tulika Mitra. 2014. Graph minor approach for application mapping on CGRAs. ACM Trans. Reconfig. Technol. Syst. 7, 3 (2014), 1\u201325.","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"e_1_3_1_14_2","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","article-title":"ASAP7: A 7-nm finFET predictive process design kit","volume":"53","author":"Clark Lawrence T.","year":"2016","unstructured":"Lawrence T. Clark, Vinay Vashishtha, Lucian Shifren, Aditya Gujja, Saurabh Sinha, Brian Cline, Chandarasekaran Ramamurthy, and Greg Yeric. 2016. ASAP7: A 7-nm finFET predictive process design kit. Microelectron. J. 53 (2016), 105\u2013115.","journal-title":"Microelectron. J."},{"issue":"10","key":"e_1_3_1_15_2","doi-asserted-by":"crossref","first-page":"1367","DOI":"10.1109\/TPAMI.2004.75","article-title":"A (sub) graph isomorphism algorithm for matching large graphs","volume":"26","author":"Cordella Luigi P.","year":"2004","unstructured":"Luigi P. Cordella, Pasquale Foggia, Carlo Sansone, and Mario Vento. 2004. A (sub) graph isomorphism algorithm for matching large graphs. IEEE Trans. Pattern Anal. Mach. Intell. 26, 10 (2004), 1367\u20131372.","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"e_1_3_1_16_2","first-page":"1","volume-title":"55th ACM\/ESDA\/IEEE Design Automation Conference (DAC\u201918)","author":"Dave Shail","year":"2018","unstructured":"Shail Dave, Mahesh Balasubramanian, and Aviral Shrivastava. 2018. RAMP: Resource-aware mapping for CGRAs. In 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC\u201918). 1\u20136. DOI:10.1109\/DAC.2018.8465892"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_3_1_18_2","first-page":"1","volume-title":"International Conference on ReConFigurable Computing and FPGAs (ReConFig\u201919)","author":"Donovick Caleb","year":"2019","unstructured":"Caleb Donovick, Makai Mann, Clark Barrett, and Pat Hanrahan. 2019. Agile SMT-based mapping for CGRAs with restricted routing networks. In International Conference on ReConFigurable Computing and FPGAs (ReConFig\u201919). IEEE, 1\u20138."},{"issue":"5","key":"e_1_3_1_19_2","doi-asserted-by":"crossref","first-page":"1302","DOI":"10.1109\/TVLSI.2020.2972392","article-title":"PVHArray: An energy-efficient reconfigurable cryptographic logic array with intelligent mapping","volume":"28","author":"Du Yiran","year":"2020","unstructured":"Yiran Du, Wei Li, Zibin Dai, and Longmei Nan. 2020. PVHArray: An energy-efficient reconfigurable cryptographic logic array with intelligent mapping. IEEE Trans. Very Large Scale Integ. Syst. 28, 5 (2020), 1302\u20131315.","journal-title":"IEEE Trans. Very Large Scale Integ. Syst."},{"issue":"2","key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/MCSE.2021.3057203","article-title":"Accelerating scientific applications with SambaNova reconfigurable dataflow architecture","volume":"23","author":"Emani Murali","year":"2021","unstructured":"Murali Emani, Venkatram Vishwanath, Corey Adams, Michael E. Papka, Rick Stevens, Laura Florescu, Sumti Jairath, William Liu, Tejas Nama, and Arvind Sujeeth. 2021. Accelerating scientific applications with SambaNova reconfigurable dataflow architecture. Comput. Sci. Eng. 23, 2 (2021), 114\u2013119.","journal-title":"Comput. Sci. Eng."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_1_22_2","first-page":"1","volume-title":"26th International Conference on Field Programmable Logic and Applications (FPL\u201916)","author":"Fan Xitian","year":"2016","unstructured":"Xitian Fan, Huimin Li, Wei Cao, and Lingli Wang. 2016. DT-CGRA: Dual-track coarse-grained reconfigurable architecture for stream applications. In 26th International Conference on Field Programmable Logic and Applications (FPL\u201916). IEEE, 1\u20139."},{"key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/1508128.1508158","volume-title":"ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Friedman Stephen","year":"2009","unstructured":"Stephen Friedman, Allan Carroll, Brian Van Essen, Benjamin Ylvisaker, Carl Ebeling, and Scott Hauck. 2009. SPR: An architecture-adaptive CGRA mapping tool. In ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. 191\u2013200."},{"key":"e_1_3_1_24_2","first-page":"1","volume-title":"IEEE High Performance Extreme Computing Conference (HPEC\u201920)","author":"Geng Tong","year":"2020","unstructured":"Tong Geng, Chunshu Wu, Cheng Tan, Bo Fang, Ang Li, and Martin Herbordt. 2020. CQNN: A CGRA-based QNN Framework. In IEEE High Performance Extreme Computing Conference (HPEC\u201920). 1\u20137. DOI:10.1109\/HPEC43674.2020.9286194"},{"key":"e_1_3_1_25_2","first-page":"943","volume-title":"58th ACM\/IEEE Design Automation Conference (DAC\u201921)","author":"Guo Yijiang","year":"2021","unstructured":"Yijiang Guo, Jiarui Wang, Jiaxi Zhang, and Guojie Luo. 2021. Formulating data-arrival synchronizers in integer linear programming for CGRA mapping. In 58th ACM\/IEEE Design Automation Conference (DAC\u201921). 943\u2013948. DOI:10.1109\/DAC18074.2021.9586267"},{"issue":"3","key":"e_1_3_1_26_2","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1016\/S0020-0190(01)00263-0","article-title":"Partition-distance: A problem and class of perfect graphs arising in clustering","volume":"82","author":"Gusfield Dan","year":"2002","unstructured":"Dan Gusfield. 2002. Partition-distance: A problem and class of perfect graphs arising in clustering. Inf. Process. Lett. 82, 3 (2002), 159\u2013164.","journal-title":"Inf. Process. Lett."},{"key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/978-94-015-8937-6_4","volume-title":"Graph Symmetry","author":"Hahn Ge\u0148a","year":"1997","unstructured":"Ge\u0148a Hahn and Claude Tardif. 1997. Graph homomorphisms: Structure and symmetry. In Graph Symmetry. Springer, 107\u2013166."},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"1284","DOI":"10.1145\/2228360.2228600","volume-title":"49th Annual Design Automation Conference","author":"Hamzeh Mahdi","year":"2012","unstructured":"Mahdi Hamzeh, Aviral Shrivastava, and Sarma Vrudhula. 2012. EPIMap: Using epimorphism to map applications on CGRAs. In 49th Annual Design Automation Conference. 1284\u20131291."},{"key":"e_1_3_1_29_2","first-page":"1","volume-title":"50th Annual Design Automation Conference","author":"Hamzeh Mahdi","year":"2013","unstructured":"Mahdi Hamzeh, Aviral Shrivastava, and Sarma Vrudhula. 2013. REGIMap: Register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs). In 50th Annual Design Automation Conference. 1\u201310."},{"issue":"2","key":"e_1_3_1_30_2","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1145\/3282307","article-title":"A new golden age for computer architecture","volume":"62","author":"Hennessy John L.","year":"2019","unstructured":"John L. Hennessy and David A. Patterson. 2019. A new golden age for computer architecture. Commun. ACM 62, 2 (2019), 48\u201360.","journal-title":"Commun. ACM"},{"key":"e_1_3_1_31_2","first-page":"1","volume-title":"27th International Conference on Field Programmable Logic and Applications (FPL\u201917)","author":"Jiao Li","year":"2017","unstructured":"Li Jiao, Cheng Luo, Wei Cao, Xuegong Zhou, and Lingli Wang. 2017. Accelerating low bit-width convolutional neural networks with embedded FPGA. In 27th International Conference on Field Programmable Logic and Applications (FPL\u201917). IEEE, 1\u20134."},{"key":"e_1_3_1_32_2","first-page":"1","volume-title":"54th Annual Design Automation Conference","author":"Karunaratne Manupa","year":"2017","unstructured":"Manupa Karunaratne, Aditi Kulkarni Mohite, Tulika Mitra, and Li-Shiuan Peh. 2017. HyCUBE: A CGRA with reconfigurable single-cycle multi-hop interconnect. In 54th Annual Design Automation Conference. 1\u20136."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3595638"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW55747.2022.00112"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3107746"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3534933"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182204"},{"issue":"6","key":"e_1_3_1_40_2","first-page":"1","article-title":"A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications","volume":"52","author":"Liu Leibo","year":"2019","unstructured":"Leibo Liu, Jianfeng Zhu, Zhaoshi Li, Yanan Lu, Yangdong Deng, Jie Han, Shouyi Yin, and Shaojun Wei. 2019. A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications. ACM Comput. Surv. 52, 6 (2019), 1\u201339.","journal-title":"ACM Comput. Surv."},{"key":"e_1_3_1_41_2","first-page":"259","volume-title":"49th Annual International Symposium on Computer Architecture","author":"Man Xingchen","year":"2022","unstructured":"Xingchen Man, Jianfeng Zhu, Guihuan Song, Shouyi Yin, Shaojun Wei, and Leibo Liu. 2022. CaSMap: Agile mapper for reconfigurable spatial architectures by automatically clustering intermediate representations and scattering mapping process. In 49th Annual International Symposium on Computer Architecture. 259\u2013273."},{"key":"e_1_3_1_42_2","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","volume-title":"ACM 3rd International Symposium on Field-programmable Gate Arrays","author":"McMurchie Larry","year":"1995","unstructured":"Larry McMurchie and Carl Ebeling. 1995. PathFinder: A negotiation-based performance-driven router for FPGAs. In ACM 3rd International Symposium on Field-programmable Gate Arrays. 111\u2013117."},{"key":"e_1_3_1_43_2","first-page":"61","volume-title":"International Conference on Field Programmable Logic and Applications","author":"Mei Bingfeng","year":"2003","unstructured":"Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, and Rudy Lauwereins. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In International Conference on Field Programmable Logic and Applications. Springer, 61\u201370."},{"issue":"2","key":"e_1_3_1_44_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3388617","article-title":"VTR 8: High-performance CAD and customizable FPGA architecture modelling","volume":"13","author":"Murray Kevin E.","year":"2020","unstructured":"Kevin E. Murray, Oleg Petelin, Sheng Zhong, Jia Min Wang, and Vaughn Betz. 2020. VTR 8: High-performance CAD and customizable FPGA architecture modelling. ACM Trans. Reconfig. Technol. Syst. 13, 2 (2020), 1\u201355.","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"e_1_3_1_45_2","article-title":"EXPRESS Benchmarks","author":"California S. B. University of","year":"2021","unstructured":"S. B. University of California. 2021. EXPRESS Benchmarks. Website. Retrieved from: https:\/\/web.ece.ucsb.edu\/EXPRESS\/benchmark\/","journal-title":"Website"},{"key":"e_1_3_1_46_2","first-page":"533","volume-title":"Genetic and Evolutionary Computation Conference","author":"Ozaki Yoshihiko","year":"2020","unstructured":"Yoshihiko Ozaki, Yuki Tanigaki, Shuhei Watanabe, and Masaki Onishi. 2020. Multiobjective tree-structured Parzen estimator for computationally expensive optimization problems. In Genetic and Evolutionary Computation Conference. 533\u2013541."},{"key":"e_1_3_1_47_2","first-page":"61","volume-title":"32nd International Conference on Field-Programmable Logic and Applications (FPL\u201922)","author":"Qiu Y.","year":"2022","unstructured":"Y. Qiu, Y. Cao, Y. Dai, W. Yin, and L. Wang. 2022. TRAM: An open-source template-based reconfigurable architecture modeling framework. In 32nd International Conference on Field-Programmable Logic and Applications (FPL\u201922). IEEE Computer Society, 61\u201369. DOI:10.1109\/FPL57034.2022.00021"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11193144"},{"key":"e_1_3_1_49_2","first-page":"155","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914)","author":"Sayilar Gokhan","year":"2014","unstructured":"Gokhan Sayilar and Derek Chiou. 2014. Cryptoraptor: High throughput reconfigurable cryptographic processor. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914). IEEE, 155\u2013161."},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.54"},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","unstructured":"Kaichuang Shi Xuegong Zhou Hao Zhou and Lingli Wang. 2022. An optimized GIB routing architecture with bent wires for FPGA. ACM Trans. Reconfigurable Technol. Syst. 16 1 Article 2 (Dec. 2022) 28 pages. DOI:10.1145\/3519599","DOI":"10.1145\/3519599"},{"key":"e_1_3_1_52_2","first-page":"149","volume-title":"IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP\u201921)","author":"Tan Cheng","year":"2021","unstructured":"Cheng Tan, Nicolas Bohm Agostini, Jeff Zhang, Marco Minutoli, Vito Giovanni Castellana, Chenhao Xie, Tong Geng, Ang Li, Kevin Barker, and Antonino Tumeo. 2021. OpenCGRA: Democratizing coarse-grained reconfigurable arrays. In IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP\u201921). 149\u2013155. DOI:10.1109\/ASAP52443.2021.00029"},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00042"},{"key":"e_1_3_1_54_2","first-page":"340","volume-title":"ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA\u201918)","author":"Tu Fengbin","year":"2018","unstructured":"Fengbin Tu, Weiwei Wu, Shouyi Yin, Leibo Liu, and Shaojun Wei. 2018. RANA: Towards efficient neural acceleration with refresh-optimized embedded DRAM. In ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA\u201918). IEEE, 340\u2013352."},{"key":"e_1_3_1_55_2","unstructured":"University of California Berkeley. 2020. Chisel-tester2. Retrieved from: https:\/\/github.com\/ucb-bar\/chiseltest\/"},{"key":"e_1_3_1_56_2","first-page":"65","volume-title":"IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201919)","author":"Walker Matthew J. P.","year":"2019","unstructured":"Matthew J. P. Walker and Jason H. Anderson. 2019. Generic connectivity-based CGRA mapping via integer linear programming. In IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201919). IEEE, 65\u201373."},{"key":"e_1_3_1_57_2","first-page":"1","volume-title":"56th Annual Design Automation Conference","author":"Wang Yongchen","year":"2019","unstructured":"Yongchen Wang, Ying Wang, Huawei Li, Cong Shi, and Xiaowei Li. 2019. Systolic cube: A spatial 3D CNN accelerator architecture for low power video analysis. In 56th Annual Design Automation Conference. 1\u20136."},{"key":"e_1_3_1_58_2","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1145\/3489517.3530429","volume-title":"59th ACM\/IEEE Design Automation Conference (DAC\u201922)","author":"Wijerathne Dhananjaya","year":"2022","unstructured":"Dhananjaya Wijerathne, Zhaoying Li, Thilini Kaushalya Bandara, and Tulika Mitra. 2022. PANORAMA: Divide-and-conquer approach for mapping complex loop kernels on CGRA. In 59th ACM\/IEEE Design Automation Conference (DAC\u201922). Association for Computing Machinery, New York, NY, 127\u2013132. DOI:10.1145\/3489517.3530429"},{"key":"e_1_3_1_59_2","article-title":"HiMap: Fast and scalable high-quality mapping on CGRA via hierarchical abstraction","author":"Wijerathne Dhananjaya","year":"2021","unstructured":"Dhananjaya Wijerathne, Zhaoying Li, Anuj Pathania, Tulika Mitra, and Lothar Thiele. 2021. HiMap: Fast and scalable high-quality mapping on CGRA via hierarchical abstraction. IEEE Trans. Comput.-aid. Des. Integ. Circ. Syst. 41, 10 (2021), 3290--3303.","journal-title":"IEEE Trans. Comput.-aid. Des. Integ. Circ. Syst."},{"key":"e_1_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878194"},{"key":"e_1_3_1_61_2","first-page":"157","volume-title":"International Conference on Field-Programmable Technology (ICFPT\u201921)","author":"Zheng Su","year":"2021","unstructured":"Su Zheng, Kaisen Zhang, Yaoguang Tian, Wenbo Yin, Lingli Wang, and Xuegong Zhou. 2021. FastCGRA: A modeling, evaluation, and exploration platform for large-scale coarse-grained reconfigurable arrays. In International Conference on Field-Programmable Technology (ICFPT\u201921). IEEE, 157\u2013166."},{"key":"e_1_3_1_62_2","unstructured":"Eckart Zitzler Marco Laumanns and Lothar Thiele. 2001. SPEA2: Improving the strength Pareto evolutionary algorithm. Retrieved from: https:\/\/api.semanticscholar.org\/CorpusID:16584254"},{"key":"e_1_3_1_63_2","first-page":"373","volume-title":"17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME\u201922)","author":"Zulberti Luca","year":"2022","unstructured":"Luca Zulberti, Matteo Monopoli, Pietro Nannipieri, and Luca Fanucci. 2022. Architectural implications for inference of graph neural networks on CGRA-based accelerators. In 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME\u201922). 373\u2013376. DOI:10.1109\/PRIME55000.2022.9816810"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656176","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3656176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:09:33Z","timestamp":1750295373000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656176"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,10]]},"references-count":62,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,6,30]]}},"alternative-id":["10.1145\/3656176"],"URL":"https:\/\/doi.org\/10.1145\/3656176","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5,10]]},"assertion":[{"value":"2023-06-16","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-03-28","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}