{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T16:29:01Z","timestamp":1783009741019,"version":"3.54.5"},"reference-count":66,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T00:00:00Z","timestamp":1715299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2024,6,30]]},"abstract":"<jats:p>Emerging data-driven applications in the embedded, e-Health, and internet of things (IoT) domain require complex on-device signal analysis and data reduction to maximize energy efficiency on these energy-constrained devices. Coarse-grained reconfigurable architectures (CGRAs) have been proposed as a good compromise between flexibility and energy efficiency for ultra-low power (ULP) signal processing. Existing CGRAs are often specialized and domain-specific or can only accelerate simple kernels, which makes accelerating complete applications on a CGRA while maintaining high energy efficiency an open issue. Moreover, the lack of instruction set architecture (ISA) standardization across CGRAs makes code generation using current compiler technology a major challenge. This work introduces R-Blocks; a ULP CGRA with HW\/SW co-design tool-flow based on the OpenASIP toolset. This CGRA is extremely flexible due to its well-established VLIW-SIMD execution model and support for flexible SIMD-processing, while maintaining an extremely high energy efficiency using software bypassing, optimized instruction delivery, and local scratchpad memories. R-Blocks is synthesized in a commercial 22-nm FD-SOI technology and achieves a full-system energy efficiency of 115\u00a0MOPS\/mW on a common FFT benchmark, 1.45\u00d7 higher than a highly tuned embedded RISC-V processor. Comparable energy efficiency is obtained on multiple complex workloads, making R-Blocks a promising acceleration target for general-purpose computing.<\/jats:p>","DOI":"10.1145\/3656642","type":"journal-article","created":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T12:11:03Z","timestamp":1712578263000},"page":"1-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["R-Blocks: an Energy-Efficient, Flexible, and Programmable CGRA"],"prefix":"10.1145","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2341-9504","authenticated-orcid":false,"given":"Barry","family":"de Bruin","sequence":"first","affiliation":[{"name":"Tampere University, Tampere, Finland and University of Technology Eindhoven Faculty of Electrical Engineering, Eindhoven, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4186-9530","authenticated-orcid":false,"given":"Kanishkan","family":"Vadivel","sequence":"additional","affiliation":[{"name":"IMEC, Eindhoven, Netherlands and University of Technology Eindhoven Faculty of Electrical Engineering, Eindhoven, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4907-2334","authenticated-orcid":false,"given":"Mark","family":"Wijtvliet","sequence":"additional","affiliation":[{"name":"ASMPT, Beuningen Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5707-8544","authenticated-orcid":false,"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[{"name":"Tampere University, Tampere, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4506-5732","authenticated-orcid":false,"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[{"name":"University of Technology Eindhoven Faculty of Electrical Engineering, Eindhoven, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,5,10]]},"reference":[{"key":"e_1_3_3_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/2845082"},{"key":"e_1_3_3_3_2","first-page":"1","volume-title":"International Conference on Field-Programmable Technology (ICFPT)","author":"Aliagha Ensieh","year":"2022","unstructured":"Ensieh Aliagha and Diana G\u00f6hringer. 2022. Energy efficient design of coarse-grained reconfigurable architectures: Insights, trends and challenges. In International Conference on Field-Programmable Technology (ICFPT). 1\u201311. DOI:10.1109\/ICFPT56656.2022.9974339"},{"key":"e_1_3_3_4_2","doi-asserted-by":"crossref","first-page":"918","DOI":"10.1145\/3503222.3507772","volume-title":"27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Bandara Thilini Kaushalya","year":"2022","unstructured":"Thilini Kaushalya Bandara, Dhananjaya Wijerathne, Tulika Mitra, and Li-Shiuan Peh. 2022. REVAMP: A systematic framework for heterogeneous CGRA realization. In 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (Lausanne, Switzerland). 918\u2013932. DOI:10.1145\/3503222.3507772"},{"key":"e_1_3_3_5_2","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/BioCAS.2016.7833731","volume-title":"IEEE Biomedical Circuits and Systems Conference (BioCAS)","author":"Benatti S.","year":"2016","unstructured":"S. Benatti, F. Montagna, D. Rossi, and L. Benini. 2016. Scalable EEG seizure detection on an ultra low power multi-core architecture. In IEEE Biomedical Circuits and Systems Conference (BioCAS). 86\u201389. DOI:10.1109\/BioCAS.2016.7833731"},{"key":"e_1_3_3_6_2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"7th International Conference on Field Programmable Logic and Applications (FPL)","author":"Betz Vaughn","year":"1997","unstructured":"Vaughn Betz and Jonathan Rose. 1997. VPR: A new packing, placement and routing tool for FPGA research. In 7th International Conference on Field Programmable Logic and Applications (FPL). 213\u2013222."},{"key":"e_1_3_3_7_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"Betz Vaughn","year":"1999","unstructured":"Vaughn Betz, Jonathan Rose, and Alexander Marquardt. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, USA."},{"key":"e_1_3_3_8_2","first-page":"177","volume-title":"Architecture of Computing Systems (ARCS)","author":"Brandon Anthony","year":"2017","unstructured":"Anthony Brandon, Joost Hoozemans, Jeroen van Straten, and Stephan Wong. 2017. Exploring ILP and TLP on a polymorphic VLIW processor. In Architecture of Computing Systems (ARCS). 177\u2013189."},{"key":"e_1_3_3_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830509"},{"key":"e_1_3_3_10_2","series-title":"ICCAD\u201922","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design","author":"Cavalcante Matheus","year":"2022","unstructured":"Matheus Cavalcante, Domenic W\u00fcthrich, Matteo Perotti, Samuel Riedel, and Luca Benini. 2022. Spatz: A compact vector processing unit for high-performance and energy-efficient shared-L1 clusters. In Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (San Diego, California,) (ICCAD\u201922). Association for Computing Machinery, New York, NY, USA, Article 22, 9 pages. DOI:10.1145\/3508352.3549367"},{"key":"e_1_3_3_11_2","first-page":"184","volume-title":"IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","author":"Chin S. Alexander","year":"2017","unstructured":"S. Alexander Chin, Noriaki Sakamoto, Allan Rui, Jim Zhao, Jin Hee Kim, Yuko Hara-Azumi, and Jason Anderson. 2017. CGRA-ME: A unified framework for CGRA modelling and exploration. In IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP). 184\u2013189. DOI:10.1109\/ASAP.2017.7995277"},{"key":"e_1_3_3_12_2","volume-title":"Microprocessor Architectures: From VLIW to TTA","author":"Corporaal Henk","year":"1997","unstructured":"Henk Corporaal. 1997. Microprocessor Architectures: From VLIW to TTA. John Wiley & Sons, Inc., USA."},{"key":"e_1_3_3_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834397"},{"key":"e_1_3_3_14_2","first-page":"1563","volume-title":"IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","author":"Das Satyajit","year":"2020","unstructured":"Satyajit Das, Rohit Prasad, Kevin J. M. Martin, and Philippe Coussy. 2020. Energy efficient acceleration of floating point applications onto CGRA. In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). 1563\u20131567. DOI:10.1109\/ICASSP40776.2020.9054613"},{"key":"e_1_3_3_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050238"},{"key":"e_1_3_3_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2021.3120965"},{"key":"e_1_3_3_17_2","doi-asserted-by":"crossref","first-page":"895","DOI":"10.1145\/3489517.3530980","volume-title":"59th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Denkinger Beno\u00eet W.","year":"2022","unstructured":"Beno\u00eet W. Denkinger, Miguel Pe\u00f3n-Quir\u00f3s, Mario Konijnenburg, David Atienza, and Francky Catthoor. 2022. VWR2A: A very-wide-register reconfigurable-array architecture for low-power embedded devices. In 59th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 895\u2013900. DOI:10.1145\/3489517.3530980"},{"key":"e_1_3_3_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3257504"},{"key":"e_1_3_3_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2701499"},{"key":"e_1_3_3_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2849267"},{"key":"e_1_3_3_21_2","first-page":"1","volume-title":"IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)","author":"Fariselli Marco","year":"2021","unstructured":"Marco Fariselli, Manuele Rusci, Joel Cambonie, and Eric Flamand. 2021. Integer-only approximated MFCC for ultra-low power audio NN processing on multi-core MCUs. In IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS). 1\u20134. DOI:10.1109\/AICAS51828.2021.9458491"},{"key":"e_1_3_3_22_2","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/1508128.1508158","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA)","author":"Friedman Stephen","year":"2009","unstructured":"Stephen Friedman, Allan Carroll, Brian Van Essen, Benjamin Ylvisaker, Carl Ebeling, and Scott Hauck. 2009. SPR: An architecture-adaptive CGRA mapping tool. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA) (Monterey, California, USA). 191\u2013200. DOI:10.1145\/1508128.1508158"},{"key":"e_1_3_3_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00084"},{"key":"e_1_3_3_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00046"},{"key":"e_1_3_3_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358277"},{"key":"e_1_3_3_26_2","first-page":"623","volume-title":"Advanced Concepts for Intelligent Vision Systems","author":"He Yifan","year":"2011","unstructured":"Yifan He, Zhenyu Ye, Dongrui She, Bart Mesman, and Henk Corporaal. 2011. Feasibility analysis of ultra high frame rate visual servoing on FPGA and SIMD Processor. In Advanced Concepts for Intelligent Vision Systems. Springer Berlin, 623\u2013634."},{"key":"e_1_3_3_27_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-023-01841-3"},{"key":"e_1_3_3_28_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49679-5_8"},{"key":"e_1_3_3_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00022"},{"key":"e_1_3_3_30_2","first-page":"1","volume-title":"54th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Karunaratne Manupa","year":"2017","unstructured":"Manupa Karunaratne, Aditi Kulkarni Mohite, Tulika Mitra, and Li-Shiuan Peh. 2017. HyCUBE: A CGRA with reconfigurable single-cycle multi-hop interconnect. In 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1\u20136. DOI:10.1145\/3061639.3062262"},{"key":"e_1_3_3_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/2629610"},{"key":"e_1_3_3_32_2","first-page":"430","volume-title":"IEEE International Solid- State Circuits Conference (ISSCC)","author":"Konijnenburg Mario","year":"2013","unstructured":"Mario Konijnenburg, Yeongojn Cho, Maryam Ashouei, Tobias Gemmeke, Changmoo Kim, Jos Hulzink, Jan Stuyt, Mookyung Jung, Jos Huisken, Soojung Ryu, Jungwook Kim, and Harmke de Groot. 2013. Reliable and energy-efficient 1MHz 0.4V dynamically reconfigurable SoC for ExG applications in 40nm LP CMOS. In IEEE International Solid- State Circuits Conference (ISSCC). 430\u2013431. DOI:10.1109\/ISSCC.2013.6487801"},{"key":"e_1_3_3_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3534933"},{"key":"e_1_3_3_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3058313"},{"key":"e_1_3_3_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"e_1_3_3_36_2","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1007\/978-3-319-61982-8_17","volume-title":"High Performance Computing for Computational Science \u2013 VECPAR 2016","author":"Lopes Jo\u00e3o D.","year":"2017","unstructured":"Jo\u00e3o D. Lopes and Jos\u00e9 T. de Sousa. 2017. Versat, a minimal coarse-grain reconfigurable array. In High Performance Computing for Computational Science \u2013 VECPAR 2016. Springer International Publishing, Cham, 174\u2013187."},{"key":"e_1_3_3_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"e_1_3_3_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3268126"},{"key":"e_1_3_3_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"e_1_3_3_40_2","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1145\/1133981.1133997","volume-title":"27th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)","author":"Nuzman Dorit","year":"2006","unstructured":"Dorit Nuzman, Ira Rosen, and Ayal Zaks. 2006. Auto-vectorization of interleaved data for SIMD. In 27th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI) (Ottawa, Ontario, Canada). 132\u2013143. DOI:10.1145\/1133981.1133997"},{"key":"e_1_3_3_41_2","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1109\/FPT.2013.6718350","volume-title":"2013 International Conference on Field-Programmable Technology (FPT)","author":"Park Jason Jong Kyu","year":"2013","unstructured":"Jason Jong Kyu Park, Yongjun Park, and Scott Mahlke. 2013. Efficient execution of augmented reality applications on mobile programmable accelerators. In 2013 International Conference on Field-Programmable Technology (FPT). 176\u2013183. DOI:10.1109\/FPT.2013.6718350"},{"key":"e_1_3_3_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.17"},{"key":"e_1_3_3_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012084"},{"key":"e_1_3_3_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_3_45_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01630-2"},{"key":"e_1_3_3_46_2","first-page":"1067","volume-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Prasad Rohit","year":"2020","unstructured":"Rohit Prasad, Satyajit Das, Kevin J. M. Martin, Giuseppe Tagliavini, Philippe Coussy, Luca Benini, and Davide Rossi. 2020. TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE. In Design, Automation & Test in Europe Conference & Exhibition (DATE). 1067\u20131072. DOI:10.23919\/DATE48585.2020.9116408"},{"key":"e_1_3_3_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/2747875"},{"key":"e_1_3_3_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3012019"},{"key":"e_1_3_3_49_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-79025-7_5"},{"key":"e_1_3_3_50_2","first-page":"149","volume-title":"2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP)","author":"Tan Cheng","year":"2021","unstructured":"Cheng Tan, Nicolas Bohm Agostini, Jeff Zhang, Marco Minutoli, Vito Giovanni Castellana, Chenhao Xie, Tong Geng, Ang Li, Kevin Barker, and Antonino Tumeo. 2021. OpenCGRA: Democratizing coarse-grained reconfigurable arrays. In 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP). 149\u2013155. DOI:10.1109\/ASAP52443.2021.00029"},{"key":"e_1_3_3_51_2","first-page":"79","volume-title":"30th International Conference on Field-Programmable Logic and Applications (FPL)","author":"Tervo Kati","year":"2020","unstructured":"Kati Tervo, Samawat Malik, Topi Lepp\u00e4nen, and Pekka J\u00e4\u00e4skel\u00e4inen. 2020. TTA-SIMD soft core processors. In 30th International Conference on Field-Programmable Logic and Applications (FPL). 79\u201384. DOI:10.1109\/FPL50879.2020.00023"},{"key":"e_1_3_3_52_2","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/DSD57027.2022.00030","volume-title":"25th Euromicro Conference on Digital System Design (DSD)","author":"Vadivel Kanishkan","year":"2022","unstructured":"Kanishkan Vadivel, Barry de Bruin, Roel Jordans, Henk Corporaal, and Pekka J\u00e4\u00e4skel\u00e4inen. 2022. Prebypass: Software register file bypassing for reduced interconnection architectures. In 25th Euromicro Conference on Digital System Design (DSD). 157\u2013164. DOI:10.1109\/DSD57027.2022.00030"},{"key":"e_1_3_3_53_2","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1145\/3323439.3323990","volume-title":"Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems","author":"Vadivel Kanishkan","year":"2019","unstructured":"Kanishkan Vadivel, Roel Jordans, Sander Stujik, Henk Corporaal, Pekka J\u00e4\u00e4skel\u00e4inen, and Heikki Kultala. 2019. Towards efficient code generation for exposed datapath architectures. In Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems. 86\u201389. DOI:10.1145\/3323439.3323990"},{"key":"e_1_3_3_54_2","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/DSD.2017.83","volume-title":"2017 Euromicro Conference on Digital System Design (DSD)","author":"Vadivel Kanishkan","year":"2017","unstructured":"Kanishkan Vadivel, Mark Wijtvliet, Roel Jordans, and Henk Corporaal. 2017. Loop overhead reduction techniques for coarse grained reconfigurable architectures. In 2017 Euromicro Conference on Digital System Design (DSD). 14\u201321. DOI:10.1109\/DSD.2017.83"},{"key":"e_1_3_3_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783755"},{"key":"e_1_3_3_56_2","first-page":"1","volume-title":"51st ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Waeijen Luc","year":"2014","unstructured":"Luc Waeijen, Dongrui She, Henk Corporaal, and Yifan He. 2014. Reduction operator for wide-SIMDs reconsidered. In 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1\u20136. DOI:10.1145\/2593069.2593198"},{"key":"e_1_3_3_57_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0950-8"},{"key":"e_1_3_3_58_2","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/A-SSCC47793.2019.9056954","volume-title":"IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"Wang Bo","year":"2019","unstructured":"Bo Wang, Manupa Karunarathne, Aditi Kulkarni, Tulika Mitra, and Li-Shiuan Peh. 2019. HyCUBE: A 0.9V 26.4 MOPS\/mW, 290 pJ\/op, power efficient accelerator for IoT applications. In IEEE Asian Solid-State Circuits Conference (A-SSCC). 133\u2013136. DOI:10.1109\/A-SSCC47793.2019.9056954"},{"key":"e_1_3_3_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"e_1_3_3_60_2","doi-asserted-by":"publisher","DOI":"10.1145\/3358177"},{"key":"e_1_3_3_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3132551"},{"key":"e_1_3_3_62_2","doi-asserted-by":"publisher","DOI":"10.1145\/3468874"},{"key":"e_1_3_3_63_2","first-page":"17","volume-title":"29th International Conference on Field Programmable Logic and Applications (FPL)","author":"Wijtvliet M.","year":"2019","unstructured":"M. Wijtvliet, J. Huisken, L. Waeijen, and H. Corporaal. 2019. Blocks: Redesigning coarse grained reconfigurable architectures for energy efficiency. In 29th International Conference on Field Programmable Logic and Applications (FPL). 17\u201323. DOI:10.1109\/FPL.2019.00013"},{"key":"e_1_3_3_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120541"},{"key":"e_1_3_3_65_2","first-page":"235","volume-title":"International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","author":"Wijtvliet Mark","year":"2016","unstructured":"Mark Wijtvliet, Luc Waeijen, and Henk Corporaal. 2016. Coarse grained reconfigurable architectures in the past 25 years: Overview and classification. In International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 235\u2013244. DOI:10.1109\/SAMOS.2016.7818353"},{"key":"e_1_3_3_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3185544"},{"key":"e_1_3_3_67_2","volume-title":"\u201cSystem-Level Benefits of the Versal Platform\u201d","unstructured":"Matthew Ouellette, Mouli C. Venkata, Brian Philofsky, Harpinder Matharu, Faisal Dada, Ashwin Thiagarajan, Nick Ni, Ryan Koehn, and Frederic Rivoallon. 2023. \u201cSystem-Level Benefits of the Versal Platform\u201d. Xilinx inc. Available at https:\/\/xilinx.eetrend.com\/files\/2021-08\/wen_zhang_\/100553221-218344-wp539-versal-system-level-benefits.pdf (visited on Aug. 2, 2023)."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656642","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3656642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:57:31Z","timestamp":1750291051000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656642"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,10]]},"references-count":66,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,6,30]]}},"alternative-id":["10.1145\/3656642"],"URL":"https:\/\/doi.org\/10.1145\/3656642","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5,10]]},"assertion":[{"value":"2023-06-14","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-04-03","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}