{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:01:13Z","timestamp":1750309273799,"version":"3.41.0"},"reference-count":24,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"I\/UCRC Program of the National Science Foundation","award":["1738550"],"award-info":[{"award-number":["1738550"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2025,3,31]]},"abstract":"<jats:p>Current intellectual property (IP) encryption methods offered by field-programmable gate array (FPGA) vendors use an approach where the IP is decrypted during the computer-aided design (CAD) flow and remains unencrypted in the bitstream. Given the ease of accessing modern bitstream-to-netlist tools, encrypted IP is vulnerable to inspection and theft from the IP user. While the entire bitstream can be encrypted, this is done by the user and is not a mechanism to protect confidentiality of third-party IP. In this work, we present a design methodology, along with a proof-of-concept tool that demonstrates how IP can remain partially encrypted through the CAD flow and into the bitstream. We show how this approach can support multiple encryption keys from different vendors and can be deployed using existing CAD tools and FPGA families. Our results document the benefits and costs of using such an approach to provide much greater protection for third-party IP.<\/jats:p>","DOI":"10.1145\/3656644","type":"journal-article","created":{"date-parts":[[2024,4,12]],"date-time":"2024-04-12T12:23:43Z","timestamp":1712924623000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Toward FPGA Intellectual Property Encryption from Netlist to Bitstream"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-7712-5923","authenticated-orcid":false,"given":"Daniel","family":"Hutchings","sequence":"first","affiliation":[{"name":"Brigham Young University, Provo, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7651-2129","authenticated-orcid":false,"given":"Adam","family":"Taylor","sequence":"additional","affiliation":[{"name":"Brigham Young University, Provo, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9822-6926","authenticated-orcid":false,"given":"Jeffrey","family":"Goeders","sequence":"additional","affiliation":[{"name":"Brigham Young University, Provo, United States"}]}],"member":"320","published-online":{"date-parts":[[2024,12,17]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","unstructured":"IEEE Computer Society. 2014. IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). Retrieved from https:\/\/ieeexplore.ieee.org\/document\/7274481. DOI:10.1109\/IEEESTD.2015.7274481","DOI":"10.1109\/IEEESTD.2015.7274481"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833605"},{"key":"e_1_3_1_4_2","unstructured":"F4PGA. 2020. f4pga\/prjxray. Retrieved from https:\/\/github.com\/f4pga\/prjxray."},{"key":"e_1_3_1_5_2","unstructured":"F4PGA. 2020. f4pga\/prjuray. Retrieved from https:\/\/github.com\/f4pga\/prjuray."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","unstructured":"Hoyoung Yu Hansol Lee Sangil Lee Youngmin Kim and Hyung-Min Lee. 2018. Recent advances in FPGA reverse engineering. Electronics 7 10 (2018) 246. DOI:10.3390\/electronics7100246","DOI":"10.3390\/electronics7100246"},{"key":"e_1_3_1_7_2","unstructured":"Yosys Open SYnthesis Suite. 2021. Project IceStorm. Retrieved from https:\/\/github.com\/YosysHQ\/icestorm."},{"key":"e_1_3_1_8_2","unstructured":"CHIPS Alliance. 2023. chipsalliance\/f4pga-xc-fasm2bels. Retrieved from https:\/\/github.com\/chipsalliance\/f4pga-xc-fasm2bels."},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3278487"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134040"},{"key":"e_1_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Reilly McKendrick Keenan Faulkner and Jeffrey Goeders. 2023. Assuring netlist-to-bitstream equivalence using physical netlist generation and structural comparison. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT\u201923).","DOI":"10.1109\/ICFPT59805.2023.00021"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","unstructured":"Eli Cahill Brad Hutchings and Jeffrey Goeders. 2022. Approaches for FPGA design assurance. ACM Trans. Reconfig. Technol. Syst. 15 3 (2022) 28:1\u201328:29. DOI:10.1145\/3491233","DOI":"10.1145\/3491233"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224325"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","unstructured":"Pramod Subramanyan Nestan Tsiskaridze Wenchao Li Adri\u00e0 Gasc\u00f3n Wei Yang Tan Ashish Tiwari Natarajan Shankar Sanjit A. Seshia and Sharad Malik. 2014. Reverse engineering digital circuits using structural and functional analyses. IEEE Trans Emerg. Topics Comput. 2 1 (2014) 63\u201380. DOI:10.1109\/TETC.2013.2294918","DOI":"10.1109\/TETC.2013.2294918"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581568"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","unstructured":"Nils Albartus Max Hoffmann Sebastian Temme Leonid Azriel and Christof Paar. 2020. DANA universal dataflow analysis for gate-level netlist reverse engineering. IACR Trans. Cryptogr. Hardware Embed. Syst. 4 (2020) 309\u2013336. DOI:10.13154\/tches.v2020.i4.309-336","DOI":"10.13154\/tches.v2020.i4.309-336"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974401"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503065"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416790"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","unstructured":"Krzysztof Kepa Fearghal Morgan Krzysztof Kosciuszkiewicz and Tomasz Surmacz. 2010. SeReCon: A secure reconfiguration controller for self-reconfigurable systems. Int. J. Crit. Comput.-Based Syst. 1 (Feb. 2010) 86\u2013103. DOI:10.1504\/IJCCBS.2010.031707","DOI":"10.1504\/IJCCBS.2010.031707"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272250"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00046"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00018"},{"key":"e_1_3_1_25_2","first-page":"1803","volume-title":"Proceedings of the USENIX Security Symposium","author":"Ender Maik","year":"2020","unstructured":"Maik Ender, Amir Moradi, and Christof Paar. 2020. The unpatchable silicon: A full break of the bitstream encryption of Xilinx 7-series FPGAs. In Proceedings of the USENIX Security Symposium. 1803\u20131819."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656644","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3656644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:57:31Z","timestamp":1750291051000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3656644"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,17]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,3,31]]}},"alternative-id":["10.1145\/3656644"],"URL":"https:\/\/doi.org\/10.1145\/3656644","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2024,12,17]]},"assertion":[{"value":"2023-12-21","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-03-19","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-12-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}