{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:00:29Z","timestamp":1750309229050,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697553","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:43:12Z","timestamp":1741099392000},"page":"1016-1022","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Synthesis Methodology for Intelligent Memory Interfaces in Accelerator Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9406-2584","authenticated-orcid":false,"given":"Ankur","family":"Limaye","sequence":"first","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, Washington, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1855-3810","authenticated-orcid":false,"given":"Nicolas","family":"Bohm Agostini","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, Washington, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7991-8554","authenticated-orcid":false,"given":"Claudio","family":"Barone","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, Washington, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3516-7903","authenticated-orcid":false,"given":"Vito Giovanni","family":"Castellana","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, Washington, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8675-6703","authenticated-orcid":false,"given":"Michele","family":"Fiorito","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0301-4419","authenticated-orcid":false,"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4313-1882","authenticated-orcid":false,"given":"Andres","family":"Marquez","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, Washington, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9452-120X","authenticated-orcid":false,"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, Washington, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_2_1","volume-title":"An MLIR-based Compiler Flow for System-Level Design and Hardware Acceleration. In 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'22)","author":"Agostini Nicolas Bohm","year":"2022","unstructured":"Nicolas Bohm Agostini, Serena Curzel, Vinay Amatya, Cheng Tan, Marco Minutoli, Vito Giovanni Castellana, Joseph Manzano, David Kaeli, and Antonino Tumeo. 2022. An MLIR-based Compiler Flow for System-Level Design and Hardware Acceleration. In 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'22). 1--9."},{"key":"e_1_3_2_1_3_1","first-page":"12","article-title":"End-to-End Synthesis of Dynamically Controlled Machine Learning Accelerators","volume":"71","author":"Curzel Serena","year":"2022","unstructured":"Serena Curzel, Nicolas Bohm Agostini, Vito Giovanni Castellana, Marco Minutoli, Ankur Limaye, Joseph Manzano, Jeff Zhang, David Brooks, Gu-Yeon Wei, Fabrizio Ferrandi, and Antonino Tumeo. 2022. End-to-End Synthesis of Dynamically Controlled Machine Learning Accelerators. IEEE Trans. Comput. 71, 12 (Oct. 2022), 3074--3087.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922621"},{"key":"e_1_3_2_1_6_1","volume-title":"Rapid Memory Footprint Access Diagnostics. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'20)","author":"Kilic Ozgur","year":"2020","unstructured":"Ozgur Kilic, Nathan Tallent, and Ryan Friese. 2020. Rapid Memory Footprint Access Diagnostics. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'20). 273--284."},{"key":"e_1_3_2_1_7_1","volume-title":"MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In IEEE\/ACM International Symposium on Code Generation and Optimization (CGO'21)","author":"Lattner Chris","year":"2021","unstructured":"Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. 2021. MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In IEEE\/ACM International Symposium on Code Generation and Optimization (CGO'21). 2--14."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133384"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645538"},{"key":"e_1_3_2_1_10_1","unstructured":"Louis-No\u00ebl Pouchet and Tomofumi Yuki. 2021. Polybench\/C 4.2.1. https:\/\/web.cse.ohio-state.edu\/~pouchet.2\/software\/polybench"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530631"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '25"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697553","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:18Z","timestamp":1750290258000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697553"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":10,"alternative-id":["10.1145\/3658617.3697553","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697553","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}